PFS123 datasheet(4/104 Pages) PADAUK

4 / 104 page

PFS123

8bit MTP MCU with 12-bit R-Type ADC

Page 4 of 104

PDK-DS-PFS123-EN_V000-Aug. 26, 2020

5.4.6.

System Clock Switching ............................................................................................37

5.5.

Comparator ...........................................................................................................................38

5.5.1

Internal reference voltage (Vinternal R)...........................................................................39

5.5.2

Using the comparator ................................................................................................41

5.5.3

Using the comparator and band-gap 1.20V ...............................................................42

5.6

VDD/2 LCD Bias Voltage Generator .....................................................................................43

5.7

16-bit Timer (Timer16) ..........................................................................................................44

5.8

8-bit Timer (Timer2/Timer3) with PWM generation ................................................................46

5.8.1

Using the Timer2 to generate periodical waveform ....................................................47

5.8.2

Using the Timer2 to generate 8-bit PWM waveform...................................................49

5.8.3

Using the Timer2 to generate 6-bit PWM waveform...................................................50

5.9

11-bit PWM Generator ..........................................................................................................51

5.9.1

PWM Waveform ........................................................................................................51

5.9.2

Hardware Diagram ....................................................................................................52

5.9.3

Equations for 11-bit PWM Generator .........................................................................53

5.9.4

PWM Waveforms with Complementary Dead Zones .................................................54

5.10

WatchDog Timer ...................................................................................................................56

5.11

Interrupt ................................................................................................................................56

5.12

Power-Save and Power-Down ..............................................................................................59

5.12.1 Power-Save mode (“stopexe”) ...................................................................................59

5.12.2 Power-Down mode (“stopsys”) ..................................................................................60

5.12.3 Wake-up....................................................................................................................61

5.13

IO Pins ..................................................................................................................................61

5.14

Reset and LVR......................................................................................................................62

5.14.1 Reset.........................................................................................................................62

5.14.2 LVR reset ..................................................................................................................62

5.15

Analog-to-Digital Conversion (ADC) module .........................................................................63

5.15.1 The input requirement for AD conversion ..................................................................64

5.15.2 Select the reference high voltage ..............................................................................64

5.15.3 ADC clock selection...................................................................................................64

5.15.4 Configure the analog pins..........................................................................................65

5.15.5 Using the ADC...........................................................................................................65

5.15.6 How to calculate ADC input voltage VIN .....................................................................66

6. IO Registers ........................................................................................................................ 67

6.1.

ACC Status Flag Register (flag), IO address = 0x00 .............................................................67

6.2.

Stack Pointer Register (sp), IO address = 0x02 ....................................................................67

6.3.

Clock Mode Register (clkmd), IO address = 0x03 .................................................................67

PFS123 データシート(PDF) 4 Page - PADAUK Technology.

PFS123 データシート(HTML) 4 Page - PADAUK Technology.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード