データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADAR2001ACCZ-R7 データシート(PDF) 5 Page - Analog Devices

部品番号 ADAR2001ACCZ-R7
部品情報  10 GHz to 40 GHz, 1:4 Channel, 4횞 Frequency Multiplier/Filter
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADAR2001ACCZ-R7 データシート(HTML) 5 Page - Analog Devices

  ADAR2001ACCZ-R7 Datasheet HTML 1Page - Analog Devices ADAR2001ACCZ-R7 Datasheet HTML 2Page - Analog Devices ADAR2001ACCZ-R7 Datasheet HTML 3Page - Analog Devices ADAR2001ACCZ-R7 Datasheet HTML 4Page - Analog Devices ADAR2001ACCZ-R7 Datasheet HTML 5Page - Analog Devices ADAR2001ACCZ-R7 Datasheet HTML 6Page - Analog Devices ADAR2001ACCZ-R7 Datasheet HTML 7Page - Analog Devices ADAR2001ACCZ-R7 Datasheet HTML 8Page - Analog Devices ADAR2001ACCZ-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 39 page
background image
Data Sheet
ADAR2001
Rev. 0 | Page 5 of 39
TIMING SPECIFICATIONS
VPOS1, VPOS3, VPOS4, VPOS5 = 2.5 V, VPOS2 = VREG, TA = −40°C to +85°C, unless otherwise noted.
Table 2. SPI Timing
Parameter
Description
Test Conditions/Comments
Min
Typ
Max
Unit
fSCLK
Maximum clock rate
Write only
40
MHz
Write and read
15
MHz
tPWH
Minimum pulse width high
10
ns
tPWL
Minimum pulse width low
10
ns
tDS
Setup time, SDIO to SCLK
5
ns
tDH
Hold time, SDIO to SCLK
5
ns
tDV
Data valid, SDO to SCLK
5
ns
tDCS
Setup time, CS to SCLK
10
ns
tR
SDIO, SDO rise time
Outputs loaded with 10 pF, 10% to 90%
40
ns
tF
SDIO, SDO fall time
Outputs loaded with 10 pF, 10% to 90%
40
ns
Timing Diagrams
CS
DON'T CARE
DON'T CARE
SCLK
DON'T CARE
R/W
A14
A13
A2
A1
A0
D7
D6
D5
D2
D1
D0
DON'T CARE
SDIO
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
Figure 2. SPI Transaction Structure (MSB First)
CS
DON'T CARE
DON'T CARE
SCLK
DON'T CARE
WRITE
A14
A13
A2
A1
A0
D7
D6
D5
D2
D1
D0
DON'T CARE
SDIO
tDCS
tPWH
tPWL
tDS
tDH
Figure 3. SPI Write Timing Diagram
CS
DON'T CARE
DON'T CARE
SCLK
DON'T CARE
READ
A14
A13
A2
A1
A0
DON'T CARE
SDIO
D7
D6
D5
D1
D0
SDO
DON'T
CARE
DON'T
CARE
DON'T
CARE
DON'T
CARE
DON'T
CARE
tDV
tR
tF
Figure 4. SPI 4-Wire Read Timing Diagram
SPI Block Write Mode
Data can be written to the SPI registers using the block write mode where the register address automatically increments and data for
consecutive registers can be written without sending new address bits. Data writing can be continued indefinitely until CS is raised,
ending the transaction. See Figure 5.
CS
DON'T CARE
DON'T CARE
SCLK
DON'T CARE
WRITE
A14
A13
A1
A0
D7
D6
D1
D0
D7
D6
D1
D0
DON'T CARE
SDIO
FIRST REGISTER ADDRESS
FIRST REGISTER DATA
(n + FIRST REGISTER) DATA
Figure 5. SPI Block Write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com