データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

R5F52106ADFN データシート(PDF) 91 Page - Renesas Technology Corp

部品番号 R5F52106ADFN
部品情報  50-MHz 32-bit RX MCUs, 78 DMIPS, up to 1-MB flash memory,
PDF  223 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F52106ADFN データシート(HTML) 91 Page - Renesas Technology Corp

Back Button R5F52106ADFN Datasheet HTML 87Page - Renesas Technology Corp R5F52106ADFN Datasheet HTML 88Page - Renesas Technology Corp R5F52106ADFN Datasheet HTML 89Page - Renesas Technology Corp R5F52106ADFN Datasheet HTML 90Page - Renesas Technology Corp R5F52106ADFN Datasheet HTML 91Page - Renesas Technology Corp R5F52106ADFN Datasheet HTML 92Page - Renesas Technology Corp R5F52106ADFN Datasheet HTML 93Page - Renesas Technology Corp R5F52106ADFN Datasheet HTML 94Page - Renesas Technology Corp R5F52106ADFN Datasheet HTML 95Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 223 page
background image
R01DS0041EJ0150 Rev.1.50
Page 91 of 221
Oct 18, 2013
RX210 Group
5. Electrical Characteristics
Note 5. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is HOCO and the
oscillation frequency is 40 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.
Note 6. This is the increase if data is programmed to or erasing from the ROM or E2 DataFlash during program execution.
Note 7. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is HOCO and the
oscillation frequency is 32 MHz. BCLK, FCLK, and PCLK are set to divided by 64.
Note 8. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is HOCO and the
oscillation frequency is 32 MHz. BCLK, FCLK, and PCLK are ICLK divided by 1.
Note 9. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is the sub oscillation
circuit. BCLK, FCLK, and PCLK are set to divided by 64.
Note 10. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is the sub oscillation
circuit. BCLK, FCLK, and PCLK are ICLK divided by 1.
Note 11. Value when the main clock continues oscillating at 12.5 MHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com