データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

L6986H3V3 データシート(PDF) 45 Page - STMicroelectronics

部品番号 L6986H3V3
部品情報  38 V, 2 A synchronous step-down switching regulator with 30 μA quiescent current
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6986H3V3 データシート(HTML) 45 Page - STMicroelectronics

Back Button L6986H3V3 Datasheet HTML 41Page - STMicroelectronics L6986H3V3 Datasheet HTML 42Page - STMicroelectronics L6986H3V3 Datasheet HTML 43Page - STMicroelectronics L6986H3V3 Datasheet HTML 44Page - STMicroelectronics L6986H3V3 Datasheet HTML 45Page - STMicroelectronics L6986H3V3 Datasheet HTML 46Page - STMicroelectronics L6986H3V3 Datasheet HTML 47Page - STMicroelectronics L6986H3V3 Datasheet HTML 48Page - STMicroelectronics L6986H3V3 Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 68 page
background image
Figure 47. Two regulators synchronized
6.5.2
External synchronization signal
Multiple L6986H can be synchronized to an external frequency signal fed to the SYNCH pin. In this case the
regulator set is phased to the reference and all the devices will work with 0° phase shift.
The minimum synchronization pulse width is 100 ns and the frequency range of the synchronization signal is:
•
[275 kHz - 1.4 MHz] if fSW_PROGRAMMED < 500 kHz
•
[475 kHz - 2.2 MHz] if fSW_PROGRAMMED ≥ 500 kHz
(see Figure 48. Synchronization pulse definition).
Figure 48. Synchronization pulse definition
fSYNCHRO
100 nsec. min.
fSYNCHRO
100 nsec. min.
275 kHz < f
SYNCHRO < 1.4 MHz
if f
SW_PROGRAMMED < 500 kHz typ
475 kHz < f
SYNCHRO < 2.2 MHz
if f
SW_PROGRAMMED ≥ 500 kHz typ
Since the internal slope compensation contribution that is required to prevent subharmonic oscillations in peak
current mode architecture depends on the oscillator frequency, it is important to select the same oscillator
frequency for all regulators (all of them operate as SLAVE) as close as possible to the frequency of the reference
signal (please refer to Table 2). As a consequence all the regulators have the same resistor value connected to
the FSW pin, so the slope compensation is optimized accordingly with the frequency of the synchronization
signal. The slope compensation contribution is latched at power-up and so fixed during the device operation.
The L6986H normally operates in the MASTER mode, driving the SYNCH line at the selected oscillator frequency
as shown in Figure 49. L6986H synchronization driving capability.
L6986H
Synchronization (LNM)
DS12905 - Rev 2
page 45/68



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com