M24128X-FCU6SLASHTF datasheet(9/35 Pages) STMICROELECTRONICS

部品番号	M24128X-FCU6/TF

部品情報	128-Kbit serial I²C bus EEPROM with configurable device address and software write protection, delivered in 4-ball CSP

PDF	35 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

9 / 35 page

Instructions

6.1

Write operations on memory array

Following a start condition the bus master sends a device select code with the R/W bit (RW) reset to 0. The

device acknowledges this, as shown in Figure 5, and waits for two address bytes. The device responds to each

address byte with an acknowledge bit, and then waits for the data byte.

Table 5. Most significant address byte

A15

A14

A13

A12

A11

A10

Table 6. Least significant address byte

When the bus master generates a stop condition immediately after a data byte ACK bit (in the “10th bit” time slot),

either at the end of a byte write or a page write, the internal write cycle tW is triggered. A stop condition at any

other time slot does not trigger the internal write cycle.

After the stop condition and the successful completion of an internal write cycle (tW), the device internal address

counter is automatically incremented to point to the next byte after the last modified byte.

During the internal write cycle, serial data (SDA) is disabled internally, and the device does not respond to any

requests.

If the software write protection is enabled with the SWP bit set to '1', the write instruction is not executed and the

accompanying data bytes are not acknowledged, as shown in Figure 5.

M24128X-FCU

Instructions

DS12680 - Rev 2

page 9/35

M24128X-FCU6/TF データシート(PDF) 9 Page - STMicroelectronics