TSC2011 datasheet(34/54 Pages) STMICROELECTRONICS

34 / 54 page

The linearity is not taken into account in the error calculus as it represents 0.03% of error only and it is negligible.

Nevertheless, as the gain error has been calculated thanks to the best fit line approach, it gives the information

that the gain error can be relatively constant throughout the linear input range of the TSC2011.

The equation 10 has been described for a temperature of 25 °C. For sure with a temperature variation, Dvio/DT

error term must be added. And if the power supply is susceptible to change, the SVR parameter must also be

taken into account.

•

Example

Let us consider that the maximum total error can happen on the output of the TSC2011.

•

Use case:

–

Vcc = 5 V

–

Vicm = 24 V

–

Vocm = 2.5 V

–

Temperature = 25 °C

–

Iload = 5 A

–

Shunt 5 mΩ with 1% accuracy

Theoretically the expected output voltage should be Vout = Rshunt * Iload *60 + Vocm = 4 V.

From the equations above, all the error terms are detailed by using the maximum value of the electrical

characteristics (when available), in order to express as much as possible, the worst case condition. The % error

on output of the following table is expressed in reference of Vout – Vref, so in this typical example: 1.5 V.

Table 6. Gain error

Error source

Calculus

Output voltage error

% error on

output

Gain error

60*5.10−3*5*0.3%

4.5 mV

0.3%

Vio error

60*500µV

30 mV

CMRR error

60*24V−12V

109020

22.7 mV

1.5%

Vocm error

2.5*0.1%

2.5 mV

0.2%

Noise

60*29nVHz 10kHz*ln10k −ln0.1 +750kHz*π2−0.1Hz 1.98mVRMS 0.4%(1)

Total

60 mV

+1.98 mVRMS

4.4%

1. The percentage is based on voltage peak value, which is 3 times RMS value.

So the maximum output voltage in the worst case condition at ambient temperature is 4.060 V + 1.98 mVRMS

instead of 4 V expected. This represents an error on the current reading about 4.4%. 1% more must be added

due to the shunt accuracy.

This calculus comes from all the maximum values and all the error terms which have been added to each other,

meaning that the chance to get 4.4% precision in the use case above is extremely low and on the whole

population, the error is largely smaller.

5.7

Shutdown mode

If the SHDN pin is driven between 0.7 x Vcc and Vcc the TSC2011 enters low power shutdown mode, drawing less

than 20 µA, over the Vcc and Vicm range. In SHDN mode the output is in HiZ state.

TSC2010, TSC2011, TSC2012

Shutdown mode

DS13057 - Rev 4

page 34/54

TSC2011 データシート(PDF) 34 Page - STMicroelectronics

TSC2011 データシート(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

データシートダウンロード