データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MC56F81663VLC データシート(PDF) 46 Page - NXP Semiconductors

部品番号 MC56F81663VLC
部品情報  DSC based on 32-bit 56800EX core
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NXP [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo NXP - NXP Semiconductors

MC56F81663VLC データシート(HTML) 46 Page - NXP Semiconductors

Back Button MC56F81663VLC Datasheet HTML 42Page - NXP Semiconductors MC56F81663VLC Datasheet HTML 43Page - NXP Semiconductors MC56F81663VLC Datasheet HTML 44Page - NXP Semiconductors MC56F81663VLC Datasheet HTML 45Page - NXP Semiconductors MC56F81663VLC Datasheet HTML 46Page - NXP Semiconductors MC56F81663VLC Datasheet HTML 47Page - NXP Semiconductors MC56F81663VLC Datasheet HTML 48Page - NXP Semiconductors MC56F81663VLC Datasheet HTML 49Page - NXP Semiconductors MC56F81663VLC Datasheet HTML 50Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 73 page
background image
Table 12. Current Consumption (Unit: mA) (continued)
Mode
Maximum
Frequency
Conditions
Typical at
3.3 V,
25°C
Maximum
at 3.6 V,
105°C
Maximum
at 3.6V,
125°C
IDD1 IDDA IDD1 IDDA IDD1 IDDA
• PLL disabled
• Repeat NOP instructions
• All peripheral modules, except COP and EWM,
disabled and clocks gated off
• Simple loop running from platform instruction buffer
VLPWAIT
200 kHz
• 32 kHz Device Clock
• Clocked by a 64 kHz external clock source
• Oscillator in power down
• All ROSCs disabled
• Large regulator is in standby
• Small regulator is disabled
• PLL disabled
• All peripheral modules, except COP, disabled and
clocks gated off
• Processor core in wait mode
0.4
7.5
9.0
VLPSTOP
200 kHz
• 32 kHz Device Clock
• Clocked by a 64 kHz external clock source
• Oscillator in power down
• All ROSCs disabled
• Large regulator is in standby.
• Small regulator is disabled.
• PLL disabled
• All peripheral modules, except COP, disabled and
clocks gated off
• Processor core in stop mode
0.4
7.5
9.0
1. No output switching, all ports configured as inputs, all inputs low, no DC loads.
2. In all chip LP modes and flash memory VLP modes, the maximum frequency for flash memory operation is 500 kHz due to
the fixed frequency ratio of 1:2 between the CPU clock and the flash clock when running with 2 MHz external clock input
and CPU running at 1 MHz.
10.3.6 Designing with radiated emissions in mind
To find application notes that provide guidance on designing your system to minimize
interference from radiated emissions:
1. Go to www.nxp.com.
2. Perform a keyword search for “EMC design.”
General
MC56F81xxx, Rev. 1.1, 12/2020
46
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com