ADGS1408 datasheet(13/34 Pages) AD

13 / 34 page

Data Sheet

ADGS1408/ADGS1409

Rev. 0 | Page 13 of 34

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

GPO3

GND

VSS

NOTES

1. THE EXPOSED PAD IS CONNECTED INTERNALLY.

FOR INCREASED RELIABILITY OF THE SOLDER JOINTS

AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED

THAT THE EXPOSED PAD BE SOLDERED TO THE SUBSTRATE, VSS.

2. NIC = NOT INTERNALLY CONNECTED.

CNV

VDD

ADGS1408

TOP VIEW

(Not to Scale)

RESET/VL

Figure 7. ADGS1408 Pin Configuration

Table 9. ADGS1408 Pin Function Descriptions

Pin No.

Mnemonic

Description

VSS

Most Negative Power Supply Potential. In single-supply applications, tie this pin to ground.

Source Terminal 1. This pin can be an input or output.

Source Terminal 2. This pin can be an input or output.

GND

Ground (0 V) Reference.

Source Terminal 3. This pin can be an input or output.

GPO3

General-Purpose Output 3. This pin is a digital output.

Source Terminal 4. This pin can be an input or output.

GPO4

General-Purpose Output 4. This pin is a digital output.

9, 11

NIC

Not Internally Connected.

Drain Terminal. This pin can be an input or output.

Source Terminal 8. This pin can be an input or output.

Source Terminal 7. This pin can be an input or output.

RESET/VL

RESET/Logic Power Supply Input (VL). Under normal operation, drive the RESET/VL pin with a 2.7 V to 5.5 V supply.

Pull the RESET/VL pin low to complete a hardware reset. After a reset, all switches open, and the appropriate

registers are set to their default.

Source Terminal 6. This pin can be an input or output.

CNV

Convert Digital Input. When in round robin mode, the CNV pin is used to cycle through the selected channels.

Source Terminal 5. This pin can be an input or output.

VDD

Most Positive Power Supply Potential.

GPO1

General-Purpose Output 1. This pin is a digital output.

SDO

Serial Data Output. This pin can be used for daisy chaining a number of these devices together or for reading

back the data stored in a register for diagnostic purposes. The serial data is propagated on the falling edge of

SCLK. Pull this open-drain output to VL with an external resistor.

Active Low Control Input. CS is the frame synchronization signal for the input data.

SCLK

Serial Clock Input. Data is captured on the positive edge of SCLK. Data can be transferred at rates of up to 50 MHz.

SDI

Serial Data Input. Data is captured on the positive edge of the serial clock input.

GPO2

General-Purpose Output 2. This pin is a digital output.

EPAD

Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder joints and

maximum thermal capability, it is recommended that the exposed pad be soldered to the substrate, VSS.

ADGS1408 データシート(PDF) 13 Page - Analog Devices

ADGS1408 データシート(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

データシートダウンロード