データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STSPIN32F0602QTR データシート(PDF) 5 Page - STMicroelectronics

部品番号 STSPIN32F0602QTR
部品情報  Advanced 600 V three-phase BLDC controller with embedded STM32 MCU
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STSPIN32F0602QTR データシート(HTML) 5 Page - STMicroelectronics

  STSPIN32F0602QTR Datasheet HTML 1Page - STMicroelectronics STSPIN32F0602QTR Datasheet HTML 2Page - STMicroelectronics STSPIN32F0602QTR Datasheet HTML 3Page - STMicroelectronics STSPIN32F0602QTR Datasheet HTML 4Page - STMicroelectronics STSPIN32F0602QTR Datasheet HTML 5Page - STMicroelectronics STSPIN32F0602QTR Datasheet HTML 6Page - STMicroelectronics STSPIN32F0602QTR Datasheet HTML 7Page - STMicroelectronics STSPIN32F0602QTR Datasheet HTML 8Page - STMicroelectronics STSPIN32F0602QTR Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 32 page
background image
Table 1. Legend/abbreviations used in the pin description table
Name
Abbreviation
Pin name
Unless otherwise specified in brackets below the pin name, the pin function during and after
reset is the same as the actual pin name
Pin type
AO
Gate Driver Analog Output
P
Gate Driver Supply\GND pin
S
Supply pin
I
Input-only pin
I/O
Input / output pin
I/O structure
FT
5 V-tolerant I/O
FTf
5 V-tolerant I/O, FM+ capable
TTa
3.3 V-tolerant I/O directly connected to ADC
TC
Standard 3.3V I/O
B
Dedicated BOOT0 pin
RST
Bidirectional reset pin with embedded weak pull-up
resistor
Notes
Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset
Pin functions
Alternate Functions
Functions selected through GPIOx_AFR registers
Additional functions
Functions directly selected/enabled through peripheral
registers
Table 2. STSPIN32F060x MCU-Driver internal connections
MCU pad
Type
controller pad
Function
PB12
I/O - FT
FAULT
Gate Driver Fault output
PB13
I/O - FT
LIN1
Gate Driver Low Side input driver 1
PB14
I/O - FT
LIN2
Gate Driver Low Side input driver 2
PB15
I/O - FT
LIN3
Gate Driver Low Side input driver 3
PA8
I/O - FT
HIN1
Gate Driver High Side input driver 1
PA9
I/O - FTf
HIN2
Gate Driver High Side input driver 2
PA10
I/O - FTf
HIN3
Gate Driver High Side input driver 3
PA11
I/O - FT
EN
Gate Driver shut down input
Note:
Each unused GPIO inside the SiP should be configured in OUTPUT mode low level after startup by software
STSPIN32F0601, STSPIN32F0602
Pin description and connection diagram
DS12981 - Rev 5
page 5/32



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com