| データシートサーチシステム |
|
MCP3461RT-E/ST データシート(PDF) 80 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3461RT-E/ST データシート(HTML) 80 Page - Microchip Technology |
|
80 / 118 page ![]() MCP3461/2/4R DS20006404C-page 80 2020-2021 Microchip Technology Inc. 6.8 Interrupts Description The MCP3461/2/4R devices incorporate multiple interrupt mechanisms to be able to synchronize the device with an MCU and to warn against external per- turbations. There are four events that can generate interrupt flags: • Conversion Start • Data Ready •POR • CRC Error on the Register Map Configuration Additionally, there are three independent interrupt mechanisms that allow the devices to be implemented in many different applications and configurations. A summary of the different mechanisms is available in Table 6-3. TABLE 6-3: INTERRUPT DESCRIPTION SUMMARY TABLE Interrupt Flag Type Description Clearing Procedure STATUS Byte Three Status bits (DR_STATUS, CRCCFG_STATUS, POR_STATUS) are latched together after device address detection and clocked out during each command on the SDO STATUS byte. Cleared when STATUS byte clocking is finished (on the last SCK falling edge). IRQ Register Status Bits IRQ register Status bits can be read when reading the address 0x5 (IRQ register). The IRQ latching occurs at the beginning of the IRQ register reading. Cleared when the IRQ register reading is finished (on the last SCK falling edge). IRQ Pin State • When IRQ_MODE[1] = 0, the IRQ pin can be asserted to logic low by any of the interrupts. • When IRQ_MODE[1] = 1, only POR and CRC interrupts can assert the IRQ pin to logic low. • Conversion start interrupt is automatically cleared at the beginning of a new conversion cycle after a TSTP timing. • DR interrupt is cleared by the first SCK falling edge of an ADC read, or automatically 16 DMCLKs before a new data ready in Continuous Conversion mode or in Scan mode. • POR interrupt is cleared on the first CS falling edge when both AVDD and DVDD monitoring circuits detect that their power supply is over their respective thresholds. • CRCCFG interrupt is cleared when the device is unlocked (writing 0xA5 to LOCK register) or when a Fast command ADC start/restart conversion is performed. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |