データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ACE25QC160GLDPTH データシート(PDF) 48 Page - ACE Technology Co., LTD.

部品番号 ACE25QC160GLDPTH
部品情報  16M BIT SPI NOR FLASH
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ACE [ACE Technology Co., LTD.]
ホームページ  http://www.ace-ele.com
Logo ACE - ACE Technology Co., LTD.

ACE25QC160GLDPTH データシート(HTML) 48 Page - ACE Technology Co., LTD.

Back Button ACE25QC160GLDPTH Datasheet HTML 44Page - ACE Technology Co., LTD. ACE25QC160GLDPTH Datasheet HTML 45Page - ACE Technology Co., LTD. ACE25QC160GLDPTH Datasheet HTML 46Page - ACE Technology Co., LTD. ACE25QC160GLDPTH Datasheet HTML 47Page - ACE Technology Co., LTD. ACE25QC160GLDPTH Datasheet HTML 48Page - ACE Technology Co., LTD. ACE25QC160GLDPTH Datasheet HTML 49Page - ACE Technology Co., LTD. ACE25QC160GLDPTH Datasheet HTML 50Page - ACE Technology Co., LTD. ACE25QC160GLDPTH Datasheet HTML 51Page - ACE Technology Co., LTD. ACE25QC160GLDPTH Datasheet HTML 52Page - ACE Technology Co., LTD. Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 73 page
background image
ACE25QC160G
16M BIT SPI NOR FLASH
VER 1.2
48
Program Security Registers (42H)
See Figure 29, the Program Security Registers instruction is similar to the Page Program instruction. It
allows from 1 to 256 bytes Security Registers data to be programmed. A Write Enable instruction must
previously have been executed to set the Write Enable Latch bit before sending the Program Security
Registers instruction. The Program Security Registers instruction is entered by driving /CS Low, followed
by the instruction code (42H), 3-byte address and at least one data byte on SI. As soon as /CS is driven
high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the
Program Security Registers cycle is in progress, the Status Register may be read to check the value of the
Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Program Security
Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the
Write Enable Latch bit is reset.
If the Security Registers Lock Bit (LB3/LB2/LB1) is set to 1, the Security Registers will be permanently
locked. Program Security Registers instruction will be ignored.
Address
A23-A16
A15-A12
A11-A8
A7-A0
Security Registers 1
00H
0001
0000
Byte Address
Security Registers 2
00H
0010
0000
Byte Address
Security Registers 3
00H
0011
0000
Byte Address
Figure29. Program Security Registers instruction Sequence Diagram (SPI Mode only)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com