データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PLL520-28OC-R データシート(PDF) 3 Page - PhaseLink Corporation

部品番号 PLL520-28OC-R
部品情報  Low Phase Noise VCXO (for 120-200MHz Fund Xtal)
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  PLL [PhaseLink Corporation]
ホームページ  http://www.phaselink.com
Logo PLL - PhaseLink Corporation

PLL520-28OC-R データシート(HTML) 3 Page - PhaseLink Corporation

  PLL520-28OC-R Datasheet HTML 1Page - PhaseLink Corporation PLL520-28OC-R Datasheet HTML 2Page - PhaseLink Corporation PLL520-28OC-R Datasheet HTML 3Page - PhaseLink Corporation PLL520-28OC-R Datasheet HTML 4Page - PhaseLink Corporation PLL520-28OC-R Datasheet HTML 5Page - PhaseLink Corporation PLL520-28OC-R Datasheet HTML 6Page - PhaseLink Corporation PLL520-28OC-R Datasheet HTML 7Page - PhaseLink Corporation  
Zoom Inzoom in Zoom Outzoom out
 3 / 7 page
background image
PLL520-28/-29
Low Phase Noise VCXO (for 120-200MHz Fund Xtal)
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/20/04 Page 3
3. Voltage Control Crystal Oscillator (3.3V)
PARAMETERS
SYMBOL
CONDITIONS
MIN.
TYP.
MAX.
UNITS
VCXO Stabilization Time *
TVCXOSTB
From power valid
10
ms
VCXO Tuning Range
FXIN = 100 – 200MHz;
XTAL C0/C1 < 250
0V
≤ VCON ≤ 3.3V
200*
ppm
CLK output pullability
VCON=1.65V,
±1.65V
±100*
ppm
On-chip Varicaps control range
VCON = 0 to 3.3V
4 – 18*
pF
Linearity
10*
%
VCXO Tuning Characteristic
65
ppm/V
VCON input impedance
60
k
VCON modulation BW
0V
≤ VCON ≤ 3.3V, -3dB
25
kHz
Note: Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits.
4. General Electrical Specifications
PARAMETERS
SYMBOL
CONDITIONS
MIN.
TYP.
MAX.
UNITS
Supply Current (Loaded
Outputs)
IDD
PECL/LVDS
100/80
mA
Operating Voltage
VDD
2.97
3.63
V
Output Clock Duty Cycle
@ 1.25V (LVDS)
@ VDD – 1.3V (PECL)
45
45
50
50
55
55
%
Short Circuit Current
±50
mA
5. Jitter Specifications
PARAMETERS
CONDITIONS
MIN.
TYP.
MAX.
UNITS
Period jitter RMS
2.5
Period jitter peak-to-peak
At 155.52MHz, with capacitive decoupling
between VDD and GND.
18.5
ps
Accumulated jitter RMS
2.5
Accumulated jitter peak-to-peak
At 155.52MHz, with capacitive decoupling
between VDD and GND. Over 10,000
cycles.
24
ps
Integrated jitter RMS at 155MHz
Integrated 12 kHz to 20 MHz
0.3
ps
6. Phase Noise Specifications
PARAMETERS
FREQUENCY
@10Hz
@100Hz
@1kHz
@10kHz
@100kHz
UNITS
Phase Noise relative
to carrier
155.52MHz
-75
-95
-125
-140
-145
dBc/Hz
Note: Phase Noise measured at VCON = 0V



Html Pages

1 2 3 4 5 6 7


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com