データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM652X データシート(PDF) 172 Page - Texas Instruments

部品番号 AM652X
部品情報  AM654x, AM652x Sitara??Processors Silicon Revision 2.1
PDF  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

AM652X データシート(HTML) 172 Page - Texas Instruments

Back Button AM652X Datasheet HTML 168Page - Texas Instruments AM652X Datasheet HTML 169Page - Texas Instruments AM652X Datasheet HTML 170Page - Texas Instruments AM652X Datasheet HTML 171Page - Texas Instruments AM652X Datasheet HTML 172Page - Texas Instruments AM652X Datasheet HTML 173Page - Texas Instruments AM652X Datasheet HTML 174Page - Texas Instruments AM652X Datasheet HTML 175Page - Texas Instruments AM652X Datasheet HTML 176Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 172 / 282 page
background image
7.9.5.5 DSS
For more details about features and additional description information on the device Display Subsystem – Video
Output Ports, see the corresponding sections within Section 6.3, Signal Descriptions and Section 8, Detailed
Description.
Table 7-33, Table 7-34, Figure 7-39 and Figure 7-40 assume testing over the recommended operating conditions
and electrical characteristic conditions.
Table 7-33. DPI Video Output Switching Characteristics
NO.
PARAMETER
MIN
MAX UNIT
D1
tc(VOUT1_PCLK)
Cycle time, VOUT1_PCLK
6.06
ns
D2
tw(VOUT1_PCLKL)
Pulse duration, VOUT1_PCLK low
0.475 * P(1)
ns
D3
tw(VOUT1_PCLKH)
Pulse duration, VOUT1_PCLK high
0.475 * P(1)
ns
D4
td(VOUT1_PCLK-
VOUT_DATA)
Delay time, VOUT1_PCLK to VOUT1_DATA[23:0]
-0.68
1.78
ns
D5
td(VOUT1_PCLK-
VOUT_CTRL)
Delay time, VOUT1_PCLK to VOUT1_VSYNC, VOUT1_HSYNC,
VOUT1_DE
-0.68
1.78
ns
(1)
P = output VOUT1_PCLK period in ns.
VOUT1_PCLK
VOUT1_VSYNC
VOUT1_HSYNC
VOUT1_DATA[23:0]
VOUT1_DE
data_1 data_2
data_n
D1
D2
D3
D5
D5
D4
D5
DPI_01
VOUT1_PCLK
Falling-edge Clock Reference
Rising-edge Clock Reference
A.
The configuration of assertion of the data can be programmed on the falling or rising edge of the pixel clock.
B.
The polarity and the pulse width of VOUT1_HSYNC and VOUT1_VSYNC are programmable, refer to section Display Subsystem (DSS)
in the device TRM.
C.
The VOUT1_PCLK frequency can be configured, refer to section Display Subsystem (DSS) in the device TRM.
Figure 7-39. DPI Video Output
AM6548, AM6528, AM6526
SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021
www.ti.com
172
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: AM6548 AM6528 AM6526



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com