データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADC3641 データシート(PDF) 64 Page - Texas Instruments

Click here to check the latest version.
部品番号 ADC3641
部品情報  ADC364x 14-bit, 10-MSPS to 65-MSPS, Low-Noise, Low Power Dual Channel ADC
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

ADC3641 データシート(HTML) 64 Page - Texas Instruments

Back Button ADC3641 Datasheet HTML 60Page - Texas Instruments ADC3641 Datasheet HTML 61Page - Texas Instruments ADC3641 Datasheet HTML 62Page - Texas Instruments ADC3641 Datasheet HTML 63Page - Texas Instruments ADC3641 Datasheet HTML 64Page - Texas Instruments ADC3641 Datasheet HTML 65Page - Texas Instruments ADC3641 Datasheet HTML 66Page - Texas Instruments ADC3641 Datasheet HTML 67Page - Texas Instruments ADC3641 Datasheet HTML 68Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 77 page
background image
10 Initialization Set Up
After power-up, the internal registers must be initialized to their default values through a hardware reset by
applying a high pulse on the RESET pin, as shown in Figure 10-1.
1. Apply AVDD and IOVDD (no specific sequence required). After AVDD is applied the internal bandgap
reference will power up and settle out in ~ 2ms.
2. Configure REFBUF pin (pull high or low even if configured via SPI later on) and apply the sampling clock.
3. Apply hardware reset. After hardware reset is released, the default registers are loaded from internal fuses
and the internal power up capacitor calibration is initiated. The calibration takes approximately 200000 clock
cycles.
4. Begin programming using SPI interface.
AVDD
IOVDD
RESET
SEN
t
1
t
3
REFBUF
Ext VREF
CLK
t
2
Figure 10-1. Initialization of serial registers after power up
Table 10-1. Power-up timing
MIN
TYP
MAX
UNIT
t1
Power-on delay: delay from power up to logic level of REFBUF pin
2
ms
t2
Delay from REFBUF pin logic level to RESET rising edge
100
ns
t4
RESET pulse width
1
us
t5
Delay from RESET disable to SEN active
~ 200000
clock cycles
10.1 Register Initialization During Operation
If required, the serial interface registers can be cleared and reset to default settings during operation either:
• through a hardware reset or
• by applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 0x00)
high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low.
In this case, the RESET pin is kept low.
After hardware or software reset the wait time is also ~ 200000 clock cycles before the SPI registers can be
programmed.
ADC3643
SBAS886 – OCTOBER 2020
www.ti.com
64
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: ADC3643



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com