データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

ADE9153AACPZ データシート(PDF) 39 Page - Analog Devices

部品番号 ADE9153AACPZ
部品情報  Energy Metering IC with Autocalibration
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADE9153AACPZ データシート(HTML) 39 Page - Analog Devices

Back Button ADE9153AACPZ Datasheet HTML 35Page - Analog Devices ADE9153AACPZ Datasheet HTML 36Page - Analog Devices ADE9153AACPZ Datasheet HTML 37Page - Analog Devices ADE9153AACPZ Datasheet HTML 38Page - Analog Devices ADE9153AACPZ Datasheet HTML 39Page - Analog Devices ADE9153AACPZ Datasheet HTML 40Page - Analog Devices ADE9153AACPZ Datasheet HTML 41Page - Analog Devices ADE9153AACPZ Datasheet HTML 42Page - Analog Devices ADE9153AACPZ Datasheet HTML 43Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 50 page
background image
Data Sheet
ADE9153A
Rev. 0 | Page 39 of 50
Addr.
Name
Bits
Bit Name
Settings
Description
Reset
Access
15
FVARNL
This bit is set when
fundamental reactive energy
enters or exits the no load
condition.
0x0
R/W1
14
VANL
This bit is set when total
apparent energy enters or
exits the no load condition.
0x0
R/W1
13
WATTNL
This bit is set when total
active energy enters or exits
the no load condition.
0x0
R/W1
12
TEMP_RDY
This bit is set when there is a
new temperature reading
ready from the temperature
sensor.
0x0
R/W1
11
RMS_OC_RDY
This bit is set when the
RMS_OC values update.
0x0
R/W1
10
PWRRDY
This bit is set when the
power values in the AWATT_
ACC, AVA_ACC, and AFVAR_
ACC registers update, after
PWR_TIME 4 kSPS samples.
0x0
R/W1
9
DREADY
This bit is set when new
waveform samples are ready.
0x0
R/W1
8
EGYRDY
This bit is set when the power
values in the AWATTHR_x,
AVAHR, and AFVARHR
registers update, after EGY_
TIME 4 kSPS samples or line
cycles, depending on the
EGY_TMR_MODE bit in the
EP_CFG register.
0x0
R/W1
7
CF2
This bit is set when a CF2
pulse is issued, when the
CF2 pin goes from a high to
low state.
0x0
R/W1
6
CF1
This bit is set when a CF1
pulse is issued, when the
CF1 pin goes from a high to
low state.
0x0
R/W1
5
REVPCF2
This bit is set to indicate if
the CF2 polarity changed
sign. For example, if the last
CF2 pulse was positive
active energy and the next
CF2 pulse is negative active
energy, the REVPCF2 bit is
set. This bit is updated when
a CF2 pulse is output, when
the CF2 pin goes from high
to low.
0x0
R/W1
4
REVPCF1
This bit is set to indicate if the
CF1 polarity changed sign.
See the REVPCF2 description.
0x0
R/W1
3
Reserved
Reserved.
0x0
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com