データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STA369BWS データシート(PDF) 45 Page - STMicroelectronics

部品番号 STA369BWS
部品情報  2.1-channel 40-watt high-efficiency digital audio system Sound Terminal®
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA369BWS データシート(HTML) 45 Page - STMicroelectronics

Back Button STA369BWS Datasheet HTML 41Page - STMicroelectronics STA369BWS Datasheet HTML 42Page - STMicroelectronics STA369BWS Datasheet HTML 43Page - STMicroelectronics STA369BWS Datasheet HTML 44Page - STMicroelectronics STA369BWS Datasheet HTML 45Page - STMicroelectronics STA369BWS Datasheet HTML 46Page - STMicroelectronics STA369BWS Datasheet HTML 47Page - STMicroelectronics STA369BWS Datasheet HTML 48Page - STMicroelectronics STA369BWS Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 92 page
background image
DocID016861 Rev 7
45/92
STA369BWS
Register description
92
Invalid input detect mute enable
Setting the IDE bit enables this function, which looks at the input I2S data and automatically
mutes if the signals are perceived as invalid.
Binary output mode clock loss detection
Detects loss of input MCLK in binary mode and will output 50% duty cycle.
LRCK double trigger protection
LDTE, when enabled, prevents double trigger of LRCLK on instable I2S input.
Auto EAPD on clock loss
When active, issues a power device power down signal (EAPD) on clock loss detection.
IC power down
Table 45. Invalid input detect mute enable
Bit
R/W
RST
Name
Description
2
R/W
1
IDE
0: disables the automatic invalid input detect mute
1: enables the automatic invalid input detect mute
Table 46. Binary output mode clock loss detection
Bit
R/W
RST
Name
Description
3
R/W
1
BCLE
0: binary output mode clock loss detection disabled
1: binary output mode clock loss detection enable
Table 47. LRCK double trigger protection
Bit
R/W
RST
Name
Description
4
R/W
1
LDTE
0: LRCLK double trigger protection disabled
1: LRCLK double trigger protection enabled
Table 48. Auto EAPD on clock loss
Bit
R/W
RST
Name
Description
5
R/W
0
ECLE
0: auto EAPD on clock loss not enabled
1: auto EAPD on clock loss
Table 49. IC power down
Bit
R/W
RST
Name
Description
6
R/W
1
PWDN
0: IC power down low-power condition
1: IC normal operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com