| データシートサーチシステム |
|
BLF2425M9LS140 データシート(PDF) 2 Page - Ampleon Netherlands B.V. |
|
|
|||||||||||||||||||||||||||||
BLF2425M9LS140 データシート(HTML) 2 Page - Ampleon Netherlands B.V. |
|
2 / 10 page ![]() BLF2425M9LS140 All information provided in this document is subject to legal disclaimers. © Ampleon Netherlands B.V. 2016. All rights reserved. Product data sheet Rev. 2 — 21 October 2016 2 of 10 BLF2425M9LS140 Power LDMOS transistor 2. Pinning information [1] Connected to flange. 3. Ordering information 4. Limiting values [1] Continuous use at maximum temperature will affect the reliability, for details refer to the online MTF calculator. 5. Thermal characteristics Table 2. Pinning Pin Description Simplified outline Graphic symbol 1drain 2gate 3source [1] 3 2 1 sym112 1 3 2 Table 3. Ordering information Type number Package Name Description Version BLF2425M9LS140 - earless flanged ceramic package; 2 leads SOT502B Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit VDS drain-source voltage - 65 V VGS gate-source voltage 6+13 V Tstg storage temperature 65 +150 C Tj junction temperature [1] - 225 C Table 5. Thermal characteristics Symbol Parameter Conditions Typ Unit Rth(j-c) thermal resistance from junction to case Tcase = 100 C; PL =140 W 0.23 K/W |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |