 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
VSC8540XMVRT-E データシート(PDF) 9 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
VSC8540XMVRT-E データシート(HTML) 9 Page - Microchip Technology |
|
|
9 / 87 page  2022 Microchip Technology Inc. and its subsidiaries DS60001603E-page 9 VSC8540RT Miscellaneous REF_FILT_A 67 A VDD25A Reference filter connects to an external 0.01 uF (20%) capacitor to analog ground Miscellaneous REF_REXT_A 1 A VDD25A Reference connects to an external 2k Ω (1%) resistor to analog ground Miscellaneous RESERVED_0 66 VDD25A Reserved signal, leave unconnected Miscellaneous RESERVED_1 65 VDD25A Reserved signal, leave unconnected Miscellaneous RESERVED_2 7 ADIFF VDD25A Internal test signal. Connect a 100 Ω (5%) resistor across this pin and pin 6. Miscellaneous RESERVED_3 6 ADIFF VDD25A Internal test signal. Connect a 100 Ω (5%) resistor across this pin and pin 7. Miscellaneous RESERVED_4 4 ADIFF VDD25A Internal test signal. Connect a 100 Ω (5%) resistor across this pin and pin 3. Miscellaneous RESERVED_5 3 ADIFF VDD25A Internal test signal. Connect a 100 Ω (5%) resistor across this pin and pin 4. Miscellaneous RESERVED_6 47 I, PD VDDMAC Reserved signal, leave unconnected Miscellaneous RESERVED_7 46 I, PD VDDMAC Reserved signal, leave unconnected Miscellaneous RESERVED_8 45 I, PD VDDMAC Reserved signal, leave unconnected Miscellaneous RESERVED_9 43 I, PD VDDMAC Reserved signal, leave unconnected Miscellaneous RXD4 24 I/O, PD VDDMAC SOF output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Hardware Mode Strapping and PHY Addressing for details. Does not perform any GMII function for this device. Miscellaneous RXD5 23 I/O, PD VDDMAC SOF output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Hardware Mode Strapping and PHY Addressing for details. Does not perform any GMII function for this device. Miscellaneous RXD6 21 I/O, PD VDDMAC SOF output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Hardware Mode Strapping and PHY Addressing for details. Does not perform any GMII function for this device. Miscellaneous RXD7 20 I/O, PD VDDMAC SOF output. The logic state on this pin is latched on the rising edge of NRESET to configure the device. See Hardware Mode Strapping and PHY Addressing for details. Does not perform any GMII function for this device. TABLE 3-2: PINS BY FUNCTION |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
