データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

SWCS049G データシート(PDF) 93 Page - Texas Instruments

部品番号 SWCS049G
部品情報  TPS65911 Integrated Power Management Unit Top Specification
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

SWCS049G データシート(HTML) 93 Page - Texas Instruments

Back Button SWCS049G Datasheet HTML 89Page - Texas Instruments SWCS049G Datasheet HTML 90Page - Texas Instruments SWCS049G Datasheet HTML 91Page - Texas Instruments SWCS049G Datasheet HTML 92Page - Texas Instruments SWCS049G Datasheet HTML 93Page - Texas Instruments SWCS049G Datasheet HTML 94Page - Texas Instruments SWCS049G Datasheet HTML 95Page - Texas Instruments SWCS049G Datasheet HTML 96Page - Texas Instruments SWCS049G Datasheet HTML 97Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 144 page
background image
93
TPS65911
www.ti.com
SWCS049S – JUNE 2010 – REVISED AUGUST 2018
Submit Documentation Feedback
Product Folder Links: TPS65911
Detailed Description
Copyright © 2010–2018, Texas Instruments Incorporated
Table 6-55. DCDCCTRL_REG
Address Offset
0x3E
Instance
RESET DOMAIN:
bits [7:3]: TURNOFF OFF RESET
bits [2:0]: GENERAL RESET
Description
DCDC control register
Type
RW
7
6
5
4
3
2
1
0
Reserved
TRACK
VDD2_PSKIP
VDD1_PSKIP
VIO_PSKIP
DCDCCKEXT
DCDCCKSYNC
Bits
Field Name
Description
Type
Reset
7
Reserved
Reserved bit
RO
R returns
0s
0
6
TRACK
0 = Normal LDO operation without tracking
1 = Tracking mode: LDO4 output follows VDD1 setting when VDD1
active. See Section 6.5.3.14 for more information.
RW
0
5
VDD2_PSKIP
VDD2 pulse skip mode enable (EEPROM bit)
Default value: See boot configuration
RW
1
4
VDD1_PSKIP
VDD1 pulse skip mode enable (EEPROM bit)
Default value: See boot configuration
RW
1
3
VIO_PSKIP
VIO pulse skip mode enable (EEPROM bit)
Default value: See boot configuration
RW
1
2
DCDCCKEXT
This signal control the muxing of the GPIO2 pad:
When 0: this pad is a GPIO
When 1: this pad is used as input for an external clock used for the
synchronisation of the DCDCs
RW
0
1:0
DCDCCKSYNC
DCDC clock configuration:
DCDCCKSYNC[1:0] = 00: no synchronization of DCDC clocks
DCDCCKSYNC[1:0] = 01: DCDC synchronous clock with phase shift
DCDCCKSYNC[1:0] = 10: no synchronization of DCDC clocks
DCDCCKSYNC[1:0] = 11: DCDC synchronous clock
RW
0x1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com