データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SWCS049I データシート(PDF) 75 Page - Texas Instruments

部品番号 SWCS049I
部品情報  TPS65911 Integrated Power Management Unit Top Specification
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

SWCS049I データシート(HTML) 75 Page - Texas Instruments

Back Button SWCS049I Datasheet HTML 71Page - Texas Instruments SWCS049I Datasheet HTML 72Page - Texas Instruments SWCS049I Datasheet HTML 73Page - Texas Instruments SWCS049I Datasheet HTML 74Page - Texas Instruments SWCS049I Datasheet HTML 75Page - Texas Instruments SWCS049I Datasheet HTML 76Page - Texas Instruments SWCS049I Datasheet HTML 77Page - Texas Instruments SWCS049I Datasheet HTML 78Page - Texas Instruments SWCS049I Datasheet HTML 79Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 144 page
background image
75
TPS65911
www.ti.com
SWCS049S – JUNE 2010 – REVISED AUGUST 2018
Submit Documentation Feedback
Product Folder Links: TPS65911
Detailed Description
Copyright © 2010–2018, Texas Instruments Incorporated
Table 6-22. RTC_INTERRUPTS_REG
Address Offset
0x12
Instance
Reset Domain: FULL RESET
Description
RTC interrupt control register
Type
RW
7
6
5
4
3
2
1
0
Reserved
IT_SLEEP_
MASK_EN
IT_ALARM
IT_TIMER
EVERY
Bits
Field Name
Description
Type
Reset
7:5
Reserved
Reserved bit
RO
R returns
0s
0x0
4
IT_SLEEP_MASK_E
N
1: Mask periodic interrupt while the TPS65911 device is in SLEEP mode.
Interrupt event is back up in a register and occurred as soon as the
TPS65911 device is no more in SLEEP mode.
0: Normal mode, no interrupt masked
RW
0
3
IT_ALARM
Enable one interrupt when the alarm value is reached (TC ALARM
registers) by the TC registers
RW
0
2
IT_TIMER
Enable periodic interrupt
0: interrupt disabled
1: interrupt enabled
RW
0
1:0
EVERY
Interrupt period
00: each second
01: each minute
10: each hour
11: each day
RW
0x0
Table 6-23. RTC_COMP_LSB_REG
Address Offset
0x13
Instance
Reset Domain: FULL RESET
Description
RTC compensation register (LSB)
Notes: This register must be written in 2-complement.
This means that to add one 32-kHz oscillator period each hour, microcontroller needs to write FFFF into
RTC_COMP_MSB_REG and RTC_COMP_LSB_REG.
To remove one 32-kHz oscillator period each hour, microcontroller needs to write 0001 into
RTC_COMP_MSB_REG and RTC_COMP_LSB_REG.
The 7FFF value is forbidden.
Type
RW
7
6
5
4
3
2
1
0
RTC_COMP_LSB
Bits
Field Name
Description
Type
Reset
7:0
RTC_COMP_LSB
This register contains the number of 32-kHz periods to be added into the
32-kHz counter each hour [LSB]
RW
0x00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com