データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TSV771 データシート(PDF) 19 Page - STMicroelectronics

部品番号 TSV771
部品情報  High bandwidth (20 MHz) low offset (200 μV) rail-to-rail 5 V Op Amp
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TSV771 データシート(HTML) 19 Page - STMicroelectronics

Back Button TSV771 Datasheet HTML 15Page - STMicroelectronics TSV771 Datasheet HTML 16Page - STMicroelectronics TSV771 Datasheet HTML 17Page - STMicroelectronics TSV771 Datasheet HTML 18Page - STMicroelectronics TSV771 Datasheet HTML 19Page - STMicroelectronics TSV771 Datasheet HTML 20Page - STMicroelectronics TSV771 Datasheet HTML 21Page - STMicroelectronics TSV771 Datasheet HTML 22Page - STMicroelectronics TSV771 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 32 page
background image
5.4
EMI rejection
The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational
amplifiers. An adverse effect that is common to many op amps is a change in the offset voltage as a result of RF
signal rectification. EMIRR is defined in Eq. (2):
EMIRR=20.log Vin pp∆Vio
(2)
The TSV771 and TSV772 have been specially designed to minimize susceptibility to EMIRR and shows a low
sensitivity. As can be seen in Figure 44. EMIRR on In+, In- and Out pins, EMI rejection ratio has been measured
on both inputs and output, from 400 MHz to 2.4 GHz.
Figure 44. EMIRR on In+, In- and Out pins
EMIRR performances might be improved by adding small capacitances (in the pF range) on the inputs, power
supply and output pins.
These capacitances help to minimize the impedance of these nodes at high frequencies.
5.5
Maximum power dissipation
The usable output load current drive is limited by the maximum power dissipation allowed by the device package.
The absolute maximum junction temperature for the TSV772 is 150 °C. The junction temperature can be
estimated as follows:
TJ=PD×θJA+TA
(3)
TJ is the die junction temperature
PD is the power dissipated in the package
θJA is the junction-to-ambient thermal resistance of the package
TA is the ambient temperature
The power dissipated in the package PD is the sum of the quiescent power dissipated and the power dissipated
by the output stage transistor. It is calculated as follows:
PD= VCC×ICC + VCC+−VOUT ×ILoadwhentheopampissourcingthecurrent.
PD= VCC×ICC + VOUT−VCC− ×ILoadwhentheopampissinkingthecurrent.
Do not exceed the 150 °C maximum junction temperature for the device. Exceeding the junction temperature limit
can cause degradation in the parametric performance or even destroy the device.
TSV771, TSV772
EMI rejection
DS13842 - Rev 3
page 19/32



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com