•

On-chip high-performance security module with EVITA full support

•

Symmetric and asymmetric cryptography processor

•

High performance lock-stepped AES-light security sub-system for fast ASIL-D cryptographic services

Safety: comprehensive new generation ASIL-D safety concept

•

New state-of-the-art safety measures at all levels of the architecture for most efficient implementation of

ISO26262 ASIL-D functionalities

•

‑R52+ new privilege mode (best-in class SW

isolation, real-time support for multiple virtual machine/applications)

Peripheral, IOs, communication interfaces

•

11 LINFlexD modules

•

2 dual-channel FlexRay controllers

•

10 queued serial peripheral interface (SPIQ) modules

•

4 microsecond channels (MSC) and 2 microsecond plus (MSC-Plus) channels

•

2 SENT modules (15 channels each)

•

2 PSI5 modules (1 channel each)

•

Enhanced analog-to-digital converter system with:

–

12 separate 12-bit SAR analog converters (including one supervisor/safety ADC).

–

4 separate 9-bit SAR analog converters (2 channels each) with fast comparator mode

–

12 separate 16-bit sigma-delta analog converter with embedded DSP processor on each SD ADC

–

Enhanced interconnection with GTM timer for autonomous ADC/GTM subsystem operation

•

Advanced timed I/O capability:

–

Generic timer module (GTM4154)

–

High-resolution timer

•

Communication interfaces:

–

2 ethernet controllers 10/100/1000 Mbps, compliant with IEEE 802.3-2008: IPv4 and IPv6 checksum

modules, AVB, VLAN and EMC optimized SGMII

–

11 modular controller area network (MCAN) modules, and 1 time-triggered controller area network

(M-TTCAN), all supporting flexible data rate (ISO CAN-FD)

–

2 CAN-XL interfaces

External memory interfaces

•

SR6P7C8, SR6P7C4

DB4504 - Rev 5

page 2/7