データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CF9501A データシート(PDF) 9 Page - Nippon Precision Circuits Inc

部品番号 CF9501A
部品情報  Radio Controlled Clock Receiver IC
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NPC [Nippon Precision Circuits Inc]
ホームページ  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

CF9501A データシート(HTML) 9 Page - Nippon Precision Circuits Inc

Back Button CF9501A Datasheet HTML 2Page - Nippon Precision Circuits Inc CF9501A Datasheet HTML 3Page - Nippon Precision Circuits Inc CF9501A Datasheet HTML 4Page - Nippon Precision Circuits Inc CF9501A Datasheet HTML 5Page - Nippon Precision Circuits Inc CF9501A Datasheet HTML 6Page - Nippon Precision Circuits Inc CF9501A Datasheet HTML 7Page - Nippon Precision Circuits Inc CF9501A Datasheet HTML 8Page - Nippon Precision Circuits Inc CF9501A Datasheet HTML 9Page - Nippon Precision Circuits Inc CF9501A Datasheet HTML 10Page - Nippon Precision Circuits Inc  
Zoom Inzoom in Zoom Outzoom out
 9 / 10 page
background image
SM9501A/B
NIPPON PRECISION CIRCUITS INC.—9
Crystal Filter Circuit
External crystals are used as filters. Multiple frequencies (40kHz and 60kHz) are supported by connecting
crystals in parallel. The center frequency and bandwidth of the filters is determined by the crystal characteris-
tics. If the center frequency is lower than the target frequency, C
×40 and C×60 can be added to change the res-
onant frequency. And R
×40 and R×60 can be added to adjust the filter Q factor. Internally, pin XO is linked to
pin XI by a phase-inverted signal passed through a capacitor, which cancels the high-frequency components
that pass through the crystal parallel capacitances.
Detector Circuit
The amplified signal is full-wave rectified and passed through a lowpass filter detector. The detector output is
input to peak hold (pin CP) and bottom hold (pin CB) circuits to form the decoder reference potentials and
peak hold potential for AGC control.
Decoder Circuit
The detector output and peak/bottom hold mid-level potential reference are used to decode the time code sig-
nal, which is output on pin OUT. The output is active-LOW, so that the output is LOW when the input ampli-
tude is HIGH.
Standby Function
When PON is open (or HIGH), the device is in standby mode and the current consumption is reduced. Receiver
operation starts when PON goes LOW.
PON
Mode
OUT
Open (or HIGH)
Standby
HIGH
LOW
Operating
Time code
XO
Rx40
Rx60
Cx40
Cx60
40kHz
60kHz
XI
Amplifier
Rectifier
LPF
Peak/
Bottom
Hold
Bottom hold
Peak hold
VSS potential
VSS potential
VSS potential
Bottom hold
Peak hold
Mid-level potential
Decoder
OUT output
VSS potential
LPF waveform
VDD potential
VSS potential
VSS potential
Rectifier
LPF
Peak/
Bottom
Hold



Html Pages

1 2 3 4 5 6 7 8 9 10


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com