データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

KSZ9563R データシート(PDF) 179 Page - Microchip Technology

部品番号 KSZ9563R
部品情報  3-Port Gigabit Ethernet Switch with RGMII/MII/RMII Interface and IEEE 1588v2
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

KSZ9563R データシート(HTML) 179 Page - Microchip Technology

Back Button KSZ9563R Datasheet HTML 175Page - Microchip Technology KSZ9563R Datasheet HTML 176Page - Microchip Technology KSZ9563R Datasheet HTML 177Page - Microchip Technology KSZ9563R Datasheet HTML 178Page - Microchip Technology KSZ9563R Datasheet HTML 179Page - Microchip Technology KSZ9563R Datasheet HTML 180Page - Microchip Technology KSZ9563R Datasheet HTML 181Page - Microchip Technology KSZ9563R Datasheet HTML 182Page - Microchip Technology KSZ9563R Datasheet HTML 183Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 179 / 226 page
background image
 2017-2018 Microchip Technology Inc.
DS00002419D-page 179
KSZ9563R
5.2.11.10
Port PTP Timestamp Interrupt Status Register
Address:
0xNC14 - 0xNC15
Port N: 1-3
Size:
16 bits
Bits
Description
Type
Default
15
Port N Egress Timestamp for Sync Frame Interrupt Status
(TS_SYNC_INT_STATUS)
When this bit is set to 1, it indicates that the egress timestamp is available
from Port N for the Sync frame.
This bit is logical OR’ed together with the rest of the bits in this register and
the output is shown as the PTP Interrupt Status bit in the Port Interrupt Status
Register.
R/W1C
0b
14
Port N Egress Timestamp for Pdelay_Req and Delay_Req Frames
Interrupt Status (TS_PDLY_REQ_INT_STATUS)
When this bit is set to 1, it indicates that the egress timestamp is available
from Port N for the Pdelay_Req and Delay_Req frames.
This bit is logical OR’ed together with the rest of the bits in this register and
the output is shown as the PTP Interrupt Status bit in the Port Interrupt Status
Register.
R/W1C
0b
13
Port N Egress Timestamp for Pdelay_Resp Frame Interrupt Status
(TS_PDLY_RESP_INT_STATUS)
When this bit is set to 1, it indicates that the egress timestamp is available
from Port N for the Pdelay_Resp frame.
This bit is logical OR’ed together with the rest of the bits in this register and
the output is shown as the PTP Interrupt Status bit in the Port Interrupt Status
Register.
R/W1C
0b
12:0
RESERVED
RO
0x000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com