M34D64-R datasheet(9/21 Pages) STMICROELECTRONICS

部品番号	M34D64-R

部品情報	64 Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Quarter of Memory

PDF	21 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

9 / 21 page

9/21

M34D64

Sequential Read

This operation can be used after a Current

Address Read or a Random Address Read. The

bus master

does acknowledge the data byte

output, and sends additional clock pulses so that

the device continues to output the next byte in

sequence. To terminate the stream of bytes, the

bus master must

not acknowledge the last byte,

and

must generate a Stop condition, as shown in

Figure 9.

The

output

data

comes

from

consecutive

addresses, with the internal address counter

automatically incremented after each byte output.

After the last memory address, the address

counter ‘rolls-over’, and the device continues to

output data from memory address 00h.

Acknowledge in Read Mode

For all Read commands, the device waits, after

each byte read, for an acknowledgment during the

9th bit time. If the bus master does not drive Serial

Data (SDA) Low during this time, the device

terminates the data transfer and switches to its

Stand-by mode.

M34D64-R データシート(PDF) 9 Page - STMicroelectronics