| データシートサーチシステム |
|
74HC166DB データシート(PDF) 10 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
74HC166DB データシート(HTML) 10 Page - NXP Semiconductors |
|
10 / 10 page ![]() December 1990 10 Philips Semiconductors Product specification 8-bit parallel-in/serial-out shift register 74HC/HCT166 PACKAGE OUTLINES See “74HC/HCT/HCU/HCMOS Logic Package Outlines”. Fig.9 Waveforms showing the set-up and hold times from the serial data input (Ds), the data inputs (Dn), the clock enable input (LOW CE), the clock enable input CE and the parallel enable input to the clock (CP). The number of clock pulses required between the tPLH and tPHL measurements can be determined from the function table. CE may change only from HIGH-to-LOW while CP is LOW. The shaded areas indicate when the input is permitted to change for predictable output performance. (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3V; VI = GND to 3V. |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |