| データシートサーチシステム |
|
ST72334J データシート(PDF) 27 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72334J データシート(HTML) 27 Page - STMicroelectronics |
|
27 / 125 page ![]() ST72334J/N, ST72314J/N, ST72124J 27/125 RESET SEQUENCE MANAGER (Cont’d) External RESET pin The RESET pin is both an input and an open-drain output with integrated RON weak pull-up resistor. This pull-up has no fixed value but varies in ac- cordance with the input voltage. It can be pulled low by external circuitry to reset the device. A RESET signal originating from an external source must have a duration of at least tPULSE in order to be recognized. Two RESET sequences can be associated with this RESET source as shown in Figure 16. Starting from the external RESET pulse recogni- tion, the device RESET pin acts as an output that is pulled low during at least tDELAYmin. Figure 16. External RESET Sequences RESET RUN DELAY INTERNAL RESET 4096 CLOCK CYCLES FETCH VECTOR RUN RESET PIN EXTERNAL RESET SOURCE tPULSE VDD VLVDf VDDnominal WATCHDOG RESET RESET RUN INTERNAL RESET 4096 CLOCK CYCLES FETCH VECTOR RUN RESET PIN EXTERNAL RESET SOURCE tPULSE WATCHDOG RESET DELAY VDD VLVDf VDDnominal tDELAYmin |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |