データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

93LC86ATESTG データシート(PDF) 9 Page - Microchip Technology

部品番号 93LC86ATESTG
部品情報  16K Microwire Compatible Serial EEPROM
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

93LC86ATESTG データシート(HTML) 9 Page - Microchip Technology

Back Button 93LC86ATESTG Datasheet HTML 5Page - Microchip Technology 93LC86ATESTG Datasheet HTML 6Page - Microchip Technology 93LC86ATESTG Datasheet HTML 7Page - Microchip Technology 93LC86ATESTG Datasheet HTML 8Page - Microchip Technology 93LC86ATESTG Datasheet HTML 9Page - Microchip Technology 93LC86ATESTG Datasheet HTML 10Page - Microchip Technology 93LC86ATESTG Datasheet HTML 11Page - Microchip Technology 93LC86ATESTG Datasheet HTML 12Page - Microchip Technology 93LC86ATESTG Datasheet HTML 13Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
© 2005 Microchip Technology Inc.
DS21797G-page 9
93AA86A/B/C, 93LC86A/B/C, 93C86A/B/C
2.6
Erase/Write Disable and Enable
(EWDS/EWEN)
The 93XX86A/B/C powers up in the Erase/Write
Disable (EWDS) state. All programming modes must be
preceded by an Erase/Write Enable (EWEN) instruction.
Once the EWEN instruction is executed, programming
remains enabled until an EWDS instruction is executed
or VCC is removed from the device.
To protect against accidental data disturbance, the
EWDS
instruction can be used to disable all Erase/Write
functions
and
should
follow
all
programming
operations.
Execution
of
a
READ
instruction
is
independent of both the EWEN and EWDS instructions.
FIGURE 2-3:
EWDS TIMING
FIGURE 2-4:
EWEN TIMING
2.7
Read
The READ instruction outputs the serial data of the
addressed memory location on the DO pin. A dummy
zero bit precedes the 8-bit (If ORG pin is low or A-Version
devices) or 16-bit (If ORG pin is high or B-version
devices) output string.
The output data bits will toggle on the rising edge of the
CLK and are stable after the specified time delay (TPD).
Sequential read is possible when CS is held high. The
memory data will automatically cycle to the next register
and output sequentially.
FIGURE 2-5:
READ TIMING
CS
CLK
DI
10
00
0
x
•••
x
TCSL
1x
CS
CLK
DI
00
1
1
x
TCSL
•••
CS
CLK
DI
DO
11
0
An
•••
A0
High-Z
0
Dx
•••
D0
Dx
•••
D0
•••
Dx
D0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com