| データシートサーチシステム |
|
AD8310ARM データシート(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD8310ARM データシート(HTML) 5 Page - Analog Devices |
|
5 / 24 page ![]() AD8310 Rev. D | Page 5 of 24 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS INLO 1 COMM 2 OFLT 3 VOUT 4 INHI 8 ENBL 7 BFIN 6 VPOS 5 AD8310 TOP VIEW (Not to Scale) Figure 2. Pin Configuration Table 3. Pin Function Descriptions Pin No. Mnemonic Function 1 INLO One of Two Balanced Inputs, Biased Roughly to VPOS/2. 2 COMM Common Pin (Usually Grounded). 3 OFLT Offset Filter Access, Nominally at about 1.75 V. 4 VOUT Low Impedance Output Voltage, 25 mA Maximum Load. 5 VPOS Positive Supply, 2.7 V to 5.5 V at 8 mA Quiescent Current. 6 BFIN Buffer Input; Used to Lower Postdetection Bandwidth. 7 ENBL CMOS Compatible Chip Enable (Active when High). 8 INHI Second of Two Balanced Inputs. |
|
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |