データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32U545NET6QTR データシート(PDF) 79 Page - STMicroelectronics

部品番号 STM32U545NET6QTR
部品情報  Ultra-low-power Arm® Cortex®-M33 MCUTrustZone®FPU,240 DMIPS, 512 KB flash memory, 274 KB SRAM, crypto
PDF  283 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32U545NET6QTR データシート(HTML) 79 Page - STMicroelectronics

Back Button STM32U545NET6QTR Datasheet HTML 75Page - STMicroelectronics STM32U545NET6QTR Datasheet HTML 76Page - STMicroelectronics STM32U545NET6QTR Datasheet HTML 77Page - STMicroelectronics STM32U545NET6QTR Datasheet HTML 78Page - STMicroelectronics STM32U545NET6QTR Datasheet HTML 79Page - STMicroelectronics STM32U545NET6QTR Datasheet HTML 80Page - STMicroelectronics STM32U545NET6QTR Datasheet HTML 81Page - STMicroelectronics STM32U545NET6QTR Datasheet HTML 82Page - STMicroelectronics STM32U545NET6QTR Datasheet HTML 83Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 283 page
background image
DS14216 Rev 1
79/283
STM32U545xx
Functional overview
88
3.41
Inter-integrated circuit interface (I2C)
The device embeds four I2C. Refer to Table 21 for the features implementation.
The I2C bus interface handles communications between the microcontroller and the serial
I2C bus. It controls all I2C bus-specific sequencing, protocol, arbitration and timing.
The I2C peripheral supports:
I2C-bus specification and user manual rev. 5 compatibility:
Slave and Master modes, multimaster capability
Standard-mode (Sm), with a bit rate up to 100 Kbit/s
Fast-mode (Fm), with a bit rate up to 400 Kbit/s
Fast-mode Plus (Fm+), with a bit rate up to 1 Mbit/s and 20 mA output drive I/Os
7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
Programmable setup and hold times
Optional clock stretching
System management bus (SMBus) specification rev 3.0 compatibility:
Hardware PEC (packet error checking) generation and verification with
ACK control
Address resolution protocol (ARP) support
SMBus alert
Power system management protocol (PMBus) specification rev 1.3 compatibility
Independent clock: a choice of independent clock sources allowing the I2C
communication speed to be independent from the PCLK reprogramming
Autonomous functionality in Stop modes with wake-up from Stop capability
Programmable analog and digital noise filters
1-byte buffer with DMA capability
Table 21. I2C implementation
I2C features(1)
1. X: supported
I2C1
I2C2
I2C3
I2C4
Standard-mode (up to 100 Kbit/s)
X
X
X
X
Fast-mode (up to 400 Kbit/s)
X
X
X
X
Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)
X
X
X
X
Programmable analog and digital noise filters
X
X
X
X
SMBus/PMBus hardware support
X
X
X
X
Independent clock
X
X
X
X
Autonomous in Stop 0, Stop 1 mode with wake-up capability
X
X
X
X
Autonomous in Stop 2 mode with wake-up capability
-
-
X
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com