データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

F1978 データシート(PDF) 21 Page - Renesas Technology Corp

部品番号 F1978
部品情報  6-Bit, 75Ω Digital Step Attenuator 5MHz to 3GHz
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

F1978 データシート(HTML) 21 Page - Renesas Technology Corp

Back Button F1978 Datasheet HTML 17Page - Renesas Technology Corp F1978 Datasheet HTML 18Page - Renesas Technology Corp F1978 Datasheet HTML 19Page - Renesas Technology Corp F1978 Datasheet HTML 20Page - Renesas Technology Corp F1978 Datasheet HTML 21Page - Renesas Technology Corp F1978 Datasheet HTML 22Page - Renesas Technology Corp F1978 Datasheet HTML 23Page - Renesas Technology Corp F1978 Datasheet HTML 24Page - Renesas Technology Corp F1978 Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 27 page
background image
F1978 Datasheet
© 2017 Integrated Device Technology, Inc.
21
Rev O August 28, 2017
Evaluation Kit Operation
Power Supply Setup
Set up a power supply in the voltage range of 3.0V to 5.25V with the power supply output disabled. The voltage can be applied via one of the
following connections (see Figure 24):
J8 connector
J5 header connection (note the polarity of the GND pin on this connector)
Pin 8 (VDD) and pin 9 (GND) on the J4 header connection
Figure 24. Power Supply and Logic Voltage Connections
J8 Connector
GND – J4, Pin 9
VDD – J4, Pin 8
J5
J1 Connector
J2 J3
Parallel Logic Control Setup
The Evaluation Board has the ability to control the F1978 in the Parallel Mode. For external control, apply logic voltages to the J4 header pins 1
through 6 (see Figure 21). For manual control, switches 1 through 6 on U2 can be set. The switch is a three-position switch. The bottom position,
“–” will ground the pin. The center position “O” will leave the pin open circuited. Setting the switch to the top position “+” will apply a voltage that
is supplied to the switch.
The logic voltage can be applied in one of two ways (see Figure 24):
Connect directly to connector J1.
Leave J1 open circuit, and add jumpers to headers J2 and J3. This will apply a logic voltage that is 0.24
VDD.
The F1978 has internal pull-up resistors for the D0 – D5 parallel pins and VMODE. The switches can be used to apply a logic LOW (ground) for
proper operation. To use the Parallel Mode, either apply a ground to the VMOD pin 7 on J4 or set U2 switch 7 (VMOD) to the “–” position (see
Figure 21). The attenuation setting can be set via the U2 switches 1 through 6 (D0 through D5) according to Table 12.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com