| データシートサーチシステム |
|
ICS1893AFILF データシート(PDF) 116 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS1893AFILF データシート(HTML) 116 Page - Renesas Technology Corp |
|
116 / 137 page ![]() ICS1893AF, Rev D 10/26/04 October, 2004 116 Chapter 10 DC and AC Operating Conditions ICS1893AF Data Sheet - Release Copyright © 2004, Integrated Circuit Systems, Inc. All rights reserved. 10.5.3 Timing for Receive Clock (RXCLK) Pins Table 10-10 lists the significant time periods for signals on the Receive Clock (RXCLK) pins for the various interfaces. Figure 10-4 shows the timing diagram for the time periods. Figure 10-4. Receive Clock Timing Diagram Table 10-10. MII Receive Clock Timing Time Period Parameter Conditions Min. Typ. Max. Units t1 RXCLK Duty Cycle – 35 50 65 % t2a RXCLK Period 100M MII (100Base-TX) – 40 – ns t2b RXCLK Period 10M MII (10Base-T) – 400 – ns RXCLK t1 t2 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |