| データシートサーチシステム |
|
ICS1893CFILF データシート(PDF) 81 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS1893CFILF データシート(HTML) 81 Page - Renesas Technology Corp |
|
81 / 127 page ![]() Chapter 7 Management Register Set ICS1893CF, Rev. K, 05/13/10 May, 2010 81 ICS1893CF Data Sheet Rev. J - Release Copyright © 2009, Integrated Device Technology, Inc. All rights reserved. 7.14.1 Node Configuration (bit 19.15) The Node Configuration bit indicates the NOD/MODE. • In Node mode: – The SQE Test default setting is enabled. – The Carrier Sense signal (CRS) is asserted in response to either transmit or receive activity. • The ICS1893CF will only operate in the Node Configuration. 7.14.2 Hardware/Software Priority Status (bit 19.14) The Hardware/Software Priority Status bit indicates the SW mode. • The (MDIO) register bits control the ICS1893CF configuration. • The ICS1893CF will only operate in the Software Configuration. 7.14.3 Remote Fault (bit 19.13) The ISO/IEC specification defines bit 5.13 as the Remote Fault bit, and bit 19.13 is functionally identical to bit 5.13. The Remote Fault bit is set based on the Link Control Word received from the remote link partner. When this bit is a logic: • Zero, it indicates the remote link partner does not detect a Link Fault. • One, it indicates to an STA that the remote link partner detects a Link Fault. 7.14.4 ICS Reserved (bits 19.12:10) See Section 7.11.2, “ICS Reserved (bits 16.14:11)”, the text for which also applies here. 7.14.5 Auto-MDI/MDIX (bits 19. 9:8) (New) The ICS1893CF includes the Auto-MDI/MDIX crossover feature. The Auto-MDI/MDIX feature automatically selects the correct MDI or MDIX configuration to match the cable plant by automatically swapping transmit and receive signal pairs at the PHY. Auto-MDI/MDIX is defaulted on but may be disabled for test purposes using either the AMDIX_EN (pin 10) or by writing (bits 19. 9:8). See Table 7-22 for AMDIX_EN (19,9) and MDI_MODE (19,8) operation. When AMDIX_EN (bit 19,9) is set to 0, the twisted pair transmit/receive is forced by the MDI_MODE bit (19,8). Note: Holding (Pin 10) AMDIX_EN low will also disable the Auto_MDIX function and force pins TP_AP and TP_AN to be the transmit pair and TP_BP and TP_BN to be the receive pair. AMDIX_EN has a built in 50K Ohm internal pull-up. Table 7-22. AMDIX_EN (Pin 10) and Control Bits 19. 9:8 AMDIX_EN (Pin 10) AMDIX_EN [Reg 19:9] MDI_MODE [Reg 19:8] Tx/Rx MDI Configuration x0 0 straight x0 1 cross 01 x straight |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |