データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MAX6602UE9A+ データシート(PDF) 3 Page - Maxim Integrated Products

部品番号 MAX6602UE9A+
部品情報  Five-Channel Precision Temperature Monitor
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MAXIM [Maxim Integrated Products]
ホームページ  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX6602UE9A+ データシート(HTML) 3 Page - Maxim Integrated Products

  MAX6602UE9A+ Datasheet HTML 1Page - Maxim Integrated Products MAX6602UE9A+ Datasheet HTML 2Page - Maxim Integrated Products MAX6602UE9A+ Datasheet HTML 3Page - Maxim Integrated Products MAX6602UE9A+ Datasheet HTML 4Page - Maxim Integrated Products MAX6602UE9A+ Datasheet HTML 5Page - Maxim Integrated Products MAX6602UE9A+ Datasheet HTML 6Page - Maxim Integrated Products MAX6602UE9A+ Datasheet HTML 7Page - Maxim Integrated Products MAX6602UE9A+ Datasheet HTML 8Page - Maxim Integrated Products MAX6602UE9A+ Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 18 page
background image
Five-Channel Precision Temperature Monitor
_______________________________________________________________________________________
3
ELECTRICAL CHARACTERISTICS (continued)
(VCC = +3.0V to +5.5V, VSTBY = VCC, TA = -40°C to +125°C, unless otherwise noted. Typical values are at VCC = +3.3V and TA =
+25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
SMBus INTERFACE (SCL, SDA),
STBY
Logic Input Low Voltage
VIL
0.8
V
VCC = 3.0V
2.2
Logic Input High Voltage
VIH
VCC = 5.0V
2.4
V
Input Leakage Current
-1
+1
µA
Output Low Voltage
VOL
ISINK = 6mA
0.3
V
Input Capacitance
CIN
5pF
SMBus-COMPATIBLE TIMING (Figures 3 and 4) (Note 2)
Serial-Clock Frequency
fSCL
(Note 3)
400
kHz
fSCL = 100kHz
4.7
Bus Free Time Between STOP
and START Condition
tBUF
fSCL = 400kHz
1.6
µs
fSCL = 100kHz
4.7
START Condition Setup Time
fSCL = 400kHz
0.6
µs
90% of SCL to 90% of SDA,
fSCL = 100kHz
0.6
Repeat START Condition Setup
Time
tSU:STA
90% of SCL to 90% of SDA,
fSCL = 400kHz
0.6
µs
START Condition Hold Time
tHD:STA
10% of SDA to 90% of SCL
0.6
µs
90% of SCL to 90% of SDA,
fSCL = 100kHz
4
STOP Condition Setup Time
tSU:STO
90% of SCL to 90% of SDA,
fSCL = 400kHz
0.6
µs
10% to 10%, fSCL = 100kHz
1.3
Clock Low Period
tLOW
10% to 10%, fSCL = 400kHz
1.3
µs
Clock High Period
tHIGH
90% to 90%
0.6
µs
fSCL = 100kHz
300
Data Hold Time
tHD:DAT
fSCL = 400kHz (Note 4)
900
ns
fSCL = 100kHz
250
Data Setup Time
tSU:DAT
fSCL = 400kHz
100
ns
fSCL = 100kHz
1
Receive SCL/SDA Rise Time
tR
fSCL = 400kHz
0.3
µs
Receive SCL/SDA Fall Time
tF
300
ns
Pulse Width of Spike Suppressed
tSP
050
ns
SMBus Timeout
tTIMEOUT
SDA low period for interface reset
25
37
45
ms
Note 1: All parameters are tested at TA = +85°C. Specifications over temperature are guaranteed by design.
Note 2: Timing specifications are guaranteed by design.
Note 3: The serial interface resets when SCL is low for more than tTIMEOUT.
Note 4: A transition must internally provide at least a hold time to bridge the undefined region (300ns max) of SCL’s falling edge.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com