| データシートサーチシステム |
|
ADL5960ACCZ-R7 データシート(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADL5960ACCZ-R7 データシート(HTML) 6 Page - Analog Devices |
|
6 / 32 page ![]() Data Sheet ADL5960 ABSOLUTE MAXIMUM RATINGS analog.com Rev. A | 6 of 32 Table 3. Absolute Maximum Ratings Parameter Rating Supply Voltage (AVCC and OVCC) 5.5 V RFIN, RFOUT Input AC Power Average1 30 dBm Peak1 35 dBm DC Voltage RFIN, RFOUT to AGND1 −5 V to +10 V OVDD −0.3 V to +3.8 V SCK, CS, and SDIO −0.3 V to OVDD + 0.3 V IFFP, IFFM, IFRP, IFRM2 −0.3 V to OVCC + 0.3 V Any Other Pin3 −0.3 V to AVCC + 0.3 V DC Current RFIN to or from RFOUT 100 mA Temperature Maximum TJ 150°C TA Operating Range −40°C to +105°C Storage Range −65°C to +150°C 1 Not production tested. Guaranteed by design and correlation to production tested parameters. Peak power duty cycle is 10% maximum. 2 The voltage on these pins must not exceed 5.5 V, OVCC + 0.3 V, or be less than –0.3 V. 3 The voltage on these pins must not exceed 5.5 V, AVCC + 0.3 V, or be less than –0.3 V. Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operat- ing conditions for extended periods may affect product reliability. THERMAL RESISTANCE Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required. θJA is the junction to ambient (or die to ambient) thermal resistance measured in a one cubic foot sealed enclosure, and θJC is the junction to case (or die to package) thermal resistance. Table 4. Thermal Resistance Package Type1 θJA θJB2 θJCT3 θJCB4 ΨJT ΨJB Unit CC-26-2 39.32 13.10 30.09 7.63 1.30 12.95 °C/W 1 Test Condition 1: thermal impedance simulated values are based upon use of 2S2P JEDEC PCB. See the Ordering Guide. 2 θJB is the junction-to-board thermal resistance. 3 θJCT is the junction-to-case top thermal resistance. 4 θJCB is the junction-to-case bottom thermal resistance. ESD CAUTION ESD (electrostatic discharge) sensitive device. Charged devi- ces and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |