Nexperia

74HC30; 74HCT30

8-input NAND gate

4. Functional diagram

mna488

A

Y

1

8

B

2

C

3

D

4

E

5

F

6

G

11

H

12

Fig. 1. Logic symbol

8

&

mna489

1

2

3

4

5

6

11

12

Fig. 2. IEC logic symbol

B

A

C

D

F

E

G

H

mna490

Y

Fig. 3. Logic diagram

5. Pinning information

5.1. Pinning

74HC30

74HCT30

A

VCC

B

n.c.

C

H

D

G

E

n.c.

F

n.c.

GND

Y

001aal790

1

2

3

4

5

6

7

8

10

9

12

11

14

13

Fig. 4. Pin configuration SOT108-1 (SO14) and SOT402-1 (TSSOP14)

74HC_HCT30

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 9 — 6 September 2021

2 / 13