データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC8560 データシート(PDF) 39 Page - Freescale Semiconductor, Inc

部品番号 MPC8560
部品情報  Integrated Processor Hardware Specifications
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8560 データシート(HTML) 39 Page - Freescale Semiconductor, Inc

Back Button MPC8560 Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC8560 Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC8560 Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC8560 Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC8560 Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC8560 Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC8560 Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC8560 Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC8560 Datasheet HTML 43Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 108 page
background image
MPC8560 Integrated Processor Hardware Specifications, Rev. 3.1
Freescale Semiconductor
39
Local Bus
Table 31 describes the general timing parameters of the local bus interface of the MPC8560 with the DLL bypassed.
Table 31. Local Bus General Timing Parameters - DLL Bypassed
Parameter
POR Configuration
Symbol 1
Min
Max
Unit
Notes
Local bus cycle time
tLBK
6.0
ns
2
LCLK[n] skew to LCLK[m] or
LSYNC_OUT
tLBKSKEW
150
ps
3
Input setup to local bus clock
(except LUPWAIT)
tLBIVKH1
5.7
ns
4, 5
LUPWAIT input setup to local bus
clock
tLBIVKH2
5.6
ns
4, 5
Input hold from local bus clock
(except LUPWAIT)
tLBIXKH1
-1.8
ns
4, 5
LUPWAIT input hold from local bus
clock
tLBIXKH2
-1.3
ns
4, 5
LALE output transition to LAD/LDP
output transition (LATCH hold time)
tLBOTOT
1.5
ns
6
Local bus clock to output valid
(except LAD/LDP and LALE)
TSEC2_TXD[6:5] = 00
tLBKHOV1
-0.3
ns
TSEC2_TXD[6:5] = 11
(default)
1.2
Local bus clock to data valid for
LAD/LDP
TSEC2_TXD[6:5] = 00
tLBKHOV2
-0.1
ns
4
TSEC2_TXD[6:5] = 11
(default)
1.4
Local bus clock to address valid for
LAD, and LALE
TSEC2_TXD[6:5] = 00
tLBKHOV3
0
ns
4
TSEC2_TXD[6:5] = 11
(default)
1.5
Output hold from local bus clock
(except LAD/LDP and LALE)
TSEC2_TXD[6:5] = 00
tLBKHOX1
-3.2
ns
4
TSEC2_TXD[6:5] = 11
(default)
-2.3
Output hold from local bus clock for
LAD/LDP
TSEC2_TXD[6:5] = 00
tLBKHOX2
-3.2
ns
4
TSEC2_TXD[6:5] = 11
(default)
-2.3
Local bus clock to output high
Impedance (except LAD/LDP and
LALE)
TSEC2_TXD[6:5] = 00
tLBKHOZ1
0.2
ns
7
TSEC2_TXD[6:5] = 11
(default)
1.5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com