データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

UPD4726GS-BAF データシート(PDF) 13 Page - Renesas Technology Corp

部品番号 UPD4726GS-BAF
部品情報  MOS INTEGRATED CIRCUIT
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD4726GS-BAF データシート(HTML) 13 Page - Renesas Technology Corp

Back Button UPD4726GS-BAF Datasheet HTML 6Page - Renesas Technology Corp UPD4726GS-BAF Datasheet HTML 7Page - Renesas Technology Corp UPD4726GS-BAF Datasheet HTML 8Page - Renesas Technology Corp UPD4726GS-BAF Datasheet HTML 9Page - Renesas Technology Corp UPD4726GS-BAF Datasheet HTML 10Page - Renesas Technology Corp UPD4726GS-BAF Datasheet HTML 11Page - Renesas Technology Corp UPD4726GS-BAF Datasheet HTML 12Page - Renesas Technology Corp UPD4726GS-BAF Datasheet HTML 13Page - Renesas Technology Corp UPD4726GS-BAF Datasheet HTML 14Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 13 / 14 page
background image
11
µPD4726
RECOMMENDED SOLDERING CONDITIONS
Solder and mount the
µPD4726 under the following recommended conditions.
Consult NEC for conditions other than those recommended.
µPD4726GS-BAF
Soldering method
Soldering conditions
Symbol
Infrared ray reflow
Peak temperature of package surface: 235
°C,
IR35-00-2
Reflow time: Within 30 sec (210
°C or higher),
Number of reflow process: 2, Exposure limit: None Note
VPS
Peak temperature of package surface: 215
°C,
VP15-00-2
Reflow time: Within 40 sec (200
°C or higher),
Number of reflow process: 2, Exposure limit: None Note
Wave soldering
Solder temperature: 260
°C or lower, Reflow time: Within 10 sec,
WS60-00-1
Number of reflow process: 1, Exposure limit: None Note
Partial heating
Pin temperature: 300
°C or lower, Time: Within 10 sec,
Exposure limit: None Note
Note
Exposure limit before soldering after dry-package is opened. Storage condition: 25
°C and relative humidity
at 65 % or less.
Caution
Do not use two or more soldering methods in combination (except the partial heating method).
REFERENCE
Document name
Document No.
Semiconductor Device Mounting Technology Manual
IEI-1207
Quality grade on NEC Semiconductor Devices
IEI-1209
NEC Semiconductor Device Reliability/Quality Control system
IEI-1212



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com