データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MAS9560 データシート(PDF) 23 Page - Micro Analog systems

部品番号 MAS9560
部品情報  Stereo Audio Driver DAC
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MAS [Micro Analog systems]
ホームページ  http://www.mas-oy.com
Logo MAS - Micro Analog systems

MAS9560 データシート(HTML) 23 Page - Micro Analog systems

Back Button MAS9560 Datasheet HTML 17Page - Micro Analog systems MAS9560 Datasheet HTML 18Page - Micro Analog systems MAS9560 Datasheet HTML 19Page - Micro Analog systems MAS9560 Datasheet HTML 20Page - Micro Analog systems MAS9560 Datasheet HTML 21Page - Micro Analog systems MAS9560 Datasheet HTML 22Page - Micro Analog systems MAS9560 Datasheet HTML 23Page - Micro Analog systems MAS9560 Datasheet HTML 24Page - Micro Analog systems MAS9560 Datasheet HTML 25Page - Micro Analog systems  
Zoom Inzoom in Zoom Outzoom out
 23 / 25 page
background image
23 (25)
DA9560.001
20 January, 2005
SPI BUS TIMING
LSVDD = VBAT = 3.6V, EPVDD = HPVDD = VLDO = 2.86V (LDO-mode), -40
°C ≤ TA ≤ +85°C, typical values at TA = +27°C,
unless otherwise noted
Parameter
Pin
Name
Conditions
Min
Nom
Max
Unit
Input Low voltage
tbd
IOVDD
Input High voltage
tbd
IOVDD
Input Impedance
tbd
pF
Input Leakage Current
SDI,
SCLK
0 V
< Input < IOVDD
tbd
tbd
µA
Input Setup Time before
clock rising edge
SDI,
XCS
Tbd
ns
Input Hold Time after clock
falling edge
SDI,
XCS
Tbd
ns
Output Low Voltage
SDO
ILOAD = 0.5 mA,
IOVDD = 1.8 V
tbd
V
Output High Voltage
SDO
ILOAD = -0.5 mA,
IOVDD = 1.8 V
tbd
V
Clock Frequency, read
access
SCLK,
SDI,
SDO
CLOAD = 20 pF,
IOVDD = 3.3 V
tbd
tbd
MHz
Clock Frequency, read
access
SCLK,
SDI,
SDO
CLOAD = 20 pF,
IOVDD = 1.8 V
tbd
tbd
MHz
Clock Frequency, write
access
SCLK,
SDI
CLOAD = 20 pF,
IOVDD = 3.3 V
tbd
tbd
MHz
Clock Frequency, write
access
SCLK,
SDI
CLOAD = 20 pF,
IOVDD = 1.8 V
tbd
tbd
MHz
I2S BUS TIMING
LSVDD = VBAT = 3.6V, EPVDD = HPVDD = VLDO = 2.86V (LDO-mode), -40
°C ≤ TA ≤ +85°C, typical values at TA = +27°C,
unless otherwise noted
Parameter
Pin
Name
Conditions
Min
Nom
Max
Unit
Input Low Voltage
tbd
IOVDD
Input High voltage
tbd
IOVDD
Input Impedance
tbd
pF
Input Leakage Current
DAI,
CLI,
WSI
0 V < Input < IOVDD
tbd
tbd
µA
Input Setup Time before
clock rising edge
DAI,
WSI
tbd
ns
Input Hold Time after clock
falling edge
DAI,
WSI
tbd
ns
Clock Frequency (Note 1)
CLI,
DAI
tbd
MHz
Note 1: I
2S clock (CLI) frequency ratio will affect to DAC sampling in oversampling mode. See Control Register
description (p. 18)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com