AT89C5131A-RDTIM datasheet(9/186 Pages) ATMEL

9 / 186 page

AT89C5130A/31A-M

4337G–USB–11/06

Table 8.

Ports Signal Description

Table 9.

Clock Signal Description

Signal

Name

Type

Description

Alternate Function

P0[7:0]

I/O

Port 0

P0 is an 8-bit open-drain bidirectional I/O port. Port 0

pins that have 1s written to them float and can be used

as high impedance inputs. To avoid any parasitic current

consumption, Floating P0 inputs must be pulled to VDD or

VSS.

AD[7:0]

P1[7:0]

I/O

Port 1

P1 is an 8-bit bidirectional I/O port with internal pull-ups.

KIN[7:0]

T2EX

ECI

CEX[4:0]

P2[7:0]

I/O

Port 2

P2 is an 8-bit bidirectional I/O port with internal pull-ups.

A[15:8]

P3[7:0]

I/O

Port 3

P3 is an 8-bit bidirectional I/O port with internal pull-ups.

LED[3:0]

RxD

TxD

INT0

INT1

P4[1:0]

I/O

Port 4

P4 is an 2-bit open drain port.

SCL

SDA

Signal

Name

Type

Description

Alternate

Function

XTAL1

Input to the on-chip inverting oscillator amplifier

To use the internal oscillator, a crystal/resonator circuit is connected to this

pin. If an external oscillator is used, its output is connected to this pin.

XTAL2

Output of the on-chip inverting oscillator amplifier

To use the internal oscillator, a crystal/resonator circuit is connected to this

pin. If an external oscillator is used, leave XTAL2 unconnected.

PLLF

PLL Low Pass Filter input

Receive the RC network of the PLL low pass filter.

AT89C5131A-RDTIM データシート(PDF) 9 Page - ATMEL Corporation

AT89C5131A-RDTIM データシート(HTML) 9 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード