データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AT89C51CC02CA-RATUM データシート(PDF) 100 Page - ATMEL Corporation

部品番号 AT89C51CC02CA-RATUM
部品情報  Enhanced 8-bit Microcontroller with CAN Controller and Flash
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ATMEL [ATMEL Corporation]
ホームページ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51CC02CA-RATUM データシート(HTML) 100 Page - ATMEL Corporation

Back Button AT89C51CC02CA-RATUM Datasheet HTML 96Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 97Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 98Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 99Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 100Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 101Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 102Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 103Page - ATMEL Corporation AT89C51CC02CA-RATUM Datasheet HTML 104Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 156 page
background image
100
AT/T89C51CC02
4126J–CAN–05/06
Table 64. CANIE Register
CANIE (S:C3h) – CAN Enable Interrupt message object Registers
Reset Value = xxxx 0000b
Table 65. CANBT1 Register
CANBT1 (S:B4h) – CAN bit Timing Registers 1
Note:
1. The CAN controller bit timing registers must be accessed only if the CAN controller is
disabled with the ENA bit of the CANGCON register set to 0.
See Figure 41.
No default value after reset.
76
54
32
1
0
-
-
-
-
IECH 3
IECH 2
IECH 1
IECH 0
Bit Number
Bit Mnemonic
Description
7 - 4
-
Reserved
The values read from these bits are indeterminate. Do not set these
bits.
3 - 0
IECH3:0
Enable Interrupt by Message Object
0 - disable IT.
1 - enable IT.
IECH3:0 = 0b 0000 1100 -> Enable IT’s of message objects 3 & 2.
76
54
32
1
0
-
BRP 5
BRP 4
BRP 3
BRP 2
BRP 1
BRP 0
-
Bit Number
Bit Mnemonic
Description
7-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
6 - 1
BRP5:0
Baud Rate Prescaler
The period of the CAN controller system clock Tscl is
programmable and determines the individual bit timing.(1)
0-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Tscl =
BRP[5..0] + 1
FCAN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com