データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AT89C5132-ROTIL データシート(PDF) 19 Page - ATMEL Corporation

部品番号 AT89C5132-ROTIL
部品情報  USB USB Microcontroller with 64K Bytes Flash Memory
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ATMEL [ATMEL Corporation]
ホームページ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5132-ROTIL データシート(HTML) 19 Page - ATMEL Corporation

Back Button AT89C5132-ROTIL Datasheet HTML 15Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 16Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 17Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 18Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 19Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 20Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 21Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 22Page - ATMEL Corporation AT89C5132-ROTIL Datasheet HTML 23Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 38 page
background image
23
AT89C5132
4173CS–USB–07/04
AC Characteristics
External 8-bit Bus Cycles
Definition of Symbols
Table 1. External 8-bit Bus Cycles Timing Symbol Definitions
Timings
Test conditions: capacitive load on all pins = 50 pF.
Table 2. External 8-bit Bus Cycle – Data Read AC Timings
V
DD = 2.7 to 3.3V, TA = -40° to +85°C
Signals
Conditions
A
Address
H
High
D
Data In
L
Low
LALE
V
Valid
Q
Data Out
X
No Longer Valid
RRD
ZFloating
WWR
Symbol
Parameter
Variable Clock
Standard Mode
Variable Clock
X2 Mode
Unit
Min
Max
Min
Max
TCLCL
Clock Period
50
50
ns
TLHLL
ALE Pulse Width
2·TCLCL-15
TCLCL-15
ns
TAVLL
Address Valid to ALE Low
TCLCL-20
0.5·TCLCL-20
ns
TLLAX
Address hold after ALE Low
TCLCL-20
0.5·TCLCL-20
ns
TLLRL
ALE Low to RD Low
3·TCLCL-30
1.5·TCLCL-30
ns
TRLRH
RD Pulse Width
6·TCLCL-25
3·TCLCL-25
ns
TRHLH
RD high to ALE High
TCLCL-20
TCLCL+20
0.5·TCLCL-20
0.5·TCLCL+20
ns
TAVDV
Address Valid to Valid Data In
9·TCLCL-65
4.5·TCLCL-65
ns
TAVRL
Address Valid to RD Low
4·TCLCL-30
2·TCLCL-30
ns
TRLDV
RD Low to Valid Data
5·TCLCL-30
2.5·TCLCL-30
ns
TRLAZ
RD Low to Address Float
0
0
ns
TRHDX
Data Hold After RD High
0
0
ns
T
RHDZ
Instruction Float After RD
High
2·T
CLCL-25
T
CLCL-25
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com