データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

56F803 データシート(PDF) 35 Page - Freescale Semiconductor, Inc

部品番号 56F803
部品情報  16-bit Digital Signal Controllers
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F803 データシート(HTML) 35 Page - Freescale Semiconductor, Inc

Back Button 56F803 Datasheet HTML 31Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 32Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 33Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 34Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 35Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 36Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 37Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 38Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 39Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 57 page
background image
56F803 Technical Data, Rev. 16
30
Freescale Semiconductor
3.5.4
Phase Locked Loop Timing
3.6 External Bus Asynchronous Timing
Table 3-9 PLL Timing
Operating Conditions: V
SS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40° to +85°C
Characteristic
Symbol
Min
Typ
Max
Unit
External reference crystal frequency for the PLL1
1.
An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work
correctly. The PLL is optimized for 8MHz input crystal.
2.
ZCLK may not exceed 80MHz. For additional information on ZCLK and fout/2, please refer to the OCCS chapter in the
User Manual. ZCLK = fop
3.
This is the minimum time required after the PLL set-up is changed to ensure reliable operation.
fosc
48
10
MHz
PLL output frequency 2
fout/2
40
110
MHz
PLL stabilization time 3 0o to +85oC
tplls
—1
10
ms
PLL stabilization time3 -40o to 0oC
tplls
100
200
ms
Table 3-10 External Bus Asynchronous Timing1, 2
Operating Conditions: V
SS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz
Characteristic
Symbol
Min
Max
Unit
Address Valid to WR Asserted
tAWR
6.5
ns
WR Width Asserted
Wait states = 0
Wait states > 0
tWR
7.5
(T*WS) + 7.5
ns
ns
WR Asserted to D0–D15 Out Valid
tWRD
—4.2
ns
Data Out Hold Time from WR Deasserted
tDOH
4.8
ns
Data Out Set Up Time to WR Deasserted
Wait states = 0
Wait states > 0
tDOS
2.2
(T*WS) + 6.4
ns
ns
RD Deasserted to Address Not Valid
tRDA
0—
ns
Address Valid to RD Deasserted
Wait states = 0
Wait states > 0
tARDD
18.7
(T*WS) + 18.7
ns
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com