データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

USB97C100QFP データシート(PDF) 29 Page - SMSC Corporation

部品番号 USB97C100QFP
部品情報  Multi-Endpoint USB Peripheral Controller
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SMSC [SMSC Corporation]
ホームページ  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB97C100QFP データシート(HTML) 29 Page - SMSC Corporation

Back Button USB97C100QFP Datasheet HTML 25Page - SMSC Corporation USB97C100QFP Datasheet HTML 26Page - SMSC Corporation USB97C100QFP Datasheet HTML 27Page - SMSC Corporation USB97C100QFP Datasheet HTML 28Page - SMSC Corporation USB97C100QFP Datasheet HTML 29Page - SMSC Corporation USB97C100QFP Datasheet HTML 30Page - SMSC Corporation USB97C100QFP Datasheet HTML 31Page - SMSC Corporation USB97C100QFP Datasheet HTML 32Page - SMSC Corporation USB97C100QFP Datasheet HTML 33Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 64 page
background image
SMSC DS – USB97C100
Page 29
Rev. 01/03/2001
Table 35 - ISA Bus Status Mask Register
BUS_MASK
(0x7F74 - RESET=0xFF)
ISA BUS STATUS MASK REGISTER
BIT
NAME
R/W
DESCRIPTION
7
CH3RQ_MASK
R/W
Channel 3 DMA Request ISADMA Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
6
CH2RQ_MASK
R/W
Channel 2 DMA Request ISADMA Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
5
CH1RQ_MASK
R/W
Channel 1 DMA Request ISADMA Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
4
CH0RQ_MASK
R/W
Channel 0 DMA Request ISADMA Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
3
CH3TC_MASK
R/W
Channel 3 Terminal Count ISADMA Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
2
CH2TC_MASK
R/W
Channel 2 Terminal Count ISADMA Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
1
CH1TC_MASK
R/W
Channel 1 Terminal Count ISADMA Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
0
CH0TC_MASK
R/W
Channel 0 Terminal Count ISADMA Interrupt Mask
0 = Enable Interrupt
1 = Mask Interrupt
Table 36 - ISA I/O Window Base Register
IOBASE
(0x7F71 - RESET=0x00)
ISA I/O WINDOW BASE REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:0]
SA[15:8]
R/W
When the 8051 reads or writes to the ISA I/O Window,
this register is combined with the 8 bit offset in the 256
byte window and presented as the 64k I/O Space address
during an 8051-ISA IOR or IOW cycle
Table 37 - ISA Memory Window Base Register
MEMBASE
(0x7F72 - RESET=0x00)
ISA MEMORY WINDOW BASE REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:0]
SA[19:12]
R/W
When the 8051 reads or writes to the ISA Memory
Window, this register is combined with the 12 bit
offset in the 4k byte window and presented as the
1Mbyte Memory address during an 8051-ISA
MEMR or MEMW cycle.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com