データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

USB97C102 データシート(PDF) 51 Page - SMSC Corporation

部品番号 USB97C102
部品情報  Multi-Endpoint USB Peripheral Controller with Integrated 5 Port HUB
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SMSC [SMSC Corporation]
ホームページ  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB97C102 データシート(HTML) 51 Page - SMSC Corporation

Back Button USB97C102 Datasheet HTML 47Page - SMSC Corporation USB97C102 Datasheet HTML 48Page - SMSC Corporation USB97C102 Datasheet HTML 49Page - SMSC Corporation USB97C102 Datasheet HTML 50Page - SMSC Corporation USB97C102 Datasheet HTML 51Page - SMSC Corporation USB97C102 Datasheet HTML 52Page - SMSC Corporation USB97C102 Datasheet HTML 53Page - SMSC Corporation USB97C102 Datasheet HTML 54Page - SMSC Corporation USB97C102 Datasheet HTML 55Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 80 page
background image
SMSC DS – USB97C102
Page 51
Rev. 03/23/2000
Table 92 - Transmit FIFO Status Register D
TXSTAT_D
(0x7F63 - RESET=0x55)
TRANSMIT FIFO STATUS REGISTER D
BIT
NAME
R/W
DESCRIPTION
7
EP15TX_EMPTY
R
Endpoint 15 Transmit Packet FIFO Status
Bits [7:6]='11' Invalid
Bits [7:6]='10' Empty (No Packets queued)
Bits [7:6]='01' Full (5 Packets queued)
Bits [7:6]='00' Partially Full (1, 2, 3, or 4 Packets queued)
6
EP15TX_FULL
R
5
EP14TX_EMPTY
R
Endpoint 14 Transmit Packet FIFO Status
Bits [5:4]='11' Invalid
Bits [5:4]='10' Empty (No Packets queued)
Bits [5:4]='01' Full (5 Packets queued)
Bits [5:4]='00' Partially Full (1, 2, 3, or 4 Packets queued)
4
EP14TX_FULL
R
3
EP13TX_EMPTY
R
Endpoint 13 Transmit Packet FIFO Status
Bits [3:2]='11' Invalid
Bits [3:2]='10' Empty (No Packets queued)
Bits [3:2]='01' Full (5 Packets queued)
Bits [3:2]='00' Partially Full (1, 2, 3, or 4 Packets queued)
2
EP13TX_FULL
R
1
EP12TX_EMPTY
R
Endpoint 12 Transmit Packet FIFO Status
Bits [1:0]='11' Invalid
Bits [1:0]='10' Empty (No Packets queued)
Bits [1:0]='01' Full (5 Packets queued)
Bits [1:0]='00' Partially Full (1, 2, 3, or 4 Packets queued)
0
EP12TX_FULL
R
Table 93 - TX Management Register 1
TX_MGMT
(0x7F67 - RESET=0x00)
TX Management Register 1
BIT
NAME
R/W
DESCRIPTION
[7:1]
Reserved
R
Reserved
0
MEM_DALL
R/W
Memory deallocate Mode
0 = Auto
1 = Manual deallocation, but the TX FIFO Pop is still
automatic.
This control bit selects between Auto and Manual memory
pages deallocation. This bit should be statically set at the
start of operation, and can not be changed during or if
about to transmit. This bit defaults to “0” for normal
operation. When set, the MCU handles freeing up the
memory pages.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com