データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

USB2227 データシート(PDF) 17 Page - SMSC Corporation

部品番号 USB2227
部品情報  4th Generation USB2.0 Flash Media Controller with Integrated Card Power FETs
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SMSC [SMSC Corporation]
ホームページ  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB2227 データシート(HTML) 17 Page - SMSC Corporation

Back Button USB2227_06 Datasheet HTML 13Page - SMSC Corporation USB2227_06 Datasheet HTML 14Page - SMSC Corporation USB2227_06 Datasheet HTML 15Page - SMSC Corporation USB2227_06 Datasheet HTML 16Page - SMSC Corporation USB2227_06 Datasheet HTML 17Page - SMSC Corporation USB2227_06 Datasheet HTML 18Page - SMSC Corporation USB2227_06 Datasheet HTML 19Page - SMSC Corporation USB2227_06 Datasheet HTML 20Page - SMSC Corporation USB2227_06 Datasheet HTML 21Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 27 page
background image
4th Generation USB2.0 Flash Media Controller with Integrated Card Power FETs
Datasheet
SMSC USB2227/USB2228
17
Revision 1.91 (10-13-06)
DATASHEET
MA2/
SEL_CLKDR
V
118
A59
I/O8PD
Memory Address Bus:
MA2 Addresses memory locations within the external
memory.
SEL_CLKDRV. During nRESET assertion, this pins will
select the operating clock mode (crystal or externally
driven clock source), and a weak pull-down resistor is
enabled. When nRESET is negated, the value will be
internally latched and this pin will revert to MA2
functionality, the internal pull-down will be disabled.
‘0’ = Crystal operation (24MHz only)
‘1’ = Externally driven clock source (24MHz or 48MHz)
Note:
If the latched value is ‘1’, then the MA2 pin is
tri-stated when the following conditions are
true:
1. IDLE bit (PCON.0) is 1.
2. INT2 is negated
3. SLEEP bit of CLOCK_SEL is 1.
If the latched value is ‘0’, then the MA2 pin will function
identically to the MA[15:3] pins at all times (other than
during nRESET assertion).
MA[1:0]/CLK_
SEL[1:0]
117
116
B55
A58
I/O8PD
Memory Address Bus:
MA[1:0], These signals address memory locations within
the external memory.
SEL[1:0]. During nRESET assertion, these pins will
select the operating frequency of the external clock, and
the corresponding weak pull-down resistors are enabled.
When nRESET is negated, the value on these pins will
be internal latched and these pins will revert to MA[1:0]
functionality, the internal pull-downs will be disabled.
SEL[1:0] = ‘00’. 24MHz
SEL[1:0] = ‘01’. RESERVED
SEL[1:0] = ‘10’. RESERVED
SEL[1:0] = ‘11’. 48MHz
Note:
If the latched value is ‘1’, then the
corresponding MA pin is tri-stated when the
following conditions are true:
1. IDLE bit (PCON.0) is 1.
2. INT2 is negated
3. SLEEP bit of CLOCK_SEL is 1.
If the latched value is ‘0’, then the corresponding MA pin
will function identically to the MA[15:3] pins at all times
(other than during nRESET assertion).
nMWR
14
B7
O8
Memory Write Strobe:
Program Memory Write; active low
nMRD
13
A7
O8
Memory Read Strobe:
Program Memory Read; active low
SYMBOL
128-PIN
VTQFP
124-PIN
DQFN
BUFFER
TYPE
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com