データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PCF8535U データシート(PDF) 34 Page - NXP Semiconductors

部品番号 PCF8535U
部品情報  65 x 133 pixel matrix driver
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  PHILIPS [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8535U データシート(HTML) 34 Page - NXP Semiconductors

Back Button PCF8535U Datasheet HTML 30Page - NXP Semiconductors PCF8535U Datasheet HTML 31Page - NXP Semiconductors PCF8535U Datasheet HTML 32Page - NXP Semiconductors PCF8535U Datasheet HTML 33Page - NXP Semiconductors PCF8535U Datasheet HTML 34Page - NXP Semiconductors PCF8535U Datasheet HTML 35Page - NXP Semiconductors PCF8535U Datasheet HTML 36Page - NXP Semiconductors PCF8535U Datasheet HTML 37Page - NXP Semiconductors PCF8535U Datasheet HTML 38Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 52 page
background image
1999 Aug 24
34
Philips Semiconductors
Objective specification
65
× 133 pixel matrix driver
PCF8535
11 AC CHARACTERISTICS
VDD = 4.5 to 5.5 V; VSS =0V; VLCD = 4.5 to 16.0 V; Tamb = −40 to +85 °C; unless otherwise specified.
Notes
1. VDD1 to VDD3 =5V.
2. Decoupling capacitor VLCD and VSS = 100 nF (higher capacitor size increases tSU;RESL and higher VDD1 to VDD3
reduces tSU;RESL).
3. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to
VIL and VIH with an input voltage swing of VSS to VDD.
4. Cb = total capacitance of one bus line in pF.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
ffr(LCD)
LCD frame frequency (internal clock)
48
80
165
Hz
fclk(ext)
external clock frequency
see Table 20
120
410
kHz
tW(RESL)
reset LOW pulse width
1
−−µs
tW(RESH)
reset HIGH pulse width
5
−−µs
tSU;RESL
reset LOW pulse set-up time after power-on
notes 1 and 2
−−
30
µs
tR(op)
end of reset pulse to interface being operational
−−
3
µs
Serial-bus interface; note 3
fSCL
SCL clock frequency
0
400
kHz
tLOW
SCL clock LOW period
1.3
−−µs
tHIGH
SCL clock HIGH period
0.6
−−µs
tSU;DAT
data set-up time
100
−−
ns
tHD;DAT
data hold time
0
0.9
µs
tr
SCL, SDA rise time
note 4
20 + 0.1Cb
300
ns
tf
SCL, SDA fall time
note 4
20 + 0.1Cb
300
ns
Cb
capacitive load represented by each bus line
−−
400
pF
tSU;STA
set-up time for a repeated START condition
0.6
−−µs
tHD;STA
START condition hold time
0.6
−−µs
tSU;STO
set-up time for STOP condition
0.6
−−µs
tSP
tolerable spike width on bus
−−
50
ns
tBUF
bus free time between a STOP and START
condition
1.3
−−µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com