PLS159 datasheet(10/12 Pages) PHILIPS

10 / 12 page

Philips Semiconductors Programmable Logic Devices

Product specification

PLS159A

Programmable logic sequencer

(16

× 45 × 12)

October 22, 1993

“OR” ARRAY – (Qn = J-K Type)

M = DISABLED

ACTION

HOLD

CODE

M = DISABLED

ACTION

RESET

CODE

M = DISABLED

ACTION

SET

CODE

ACTION

TOGGLE

CODE

–

M = DISABLED

“OR” ARRAY – (S or B)

“EX-OR” ARRAY – (B)

Tn STATUS

INACTIVE

CODE

•

Tn STATUS

ACTIVE1

CODE

S, B

POLARITY

LOW1

CODE

POLARITY

HIGH

CODE

S, B

“OE” ARRAY – (E)

ACTION

DISABLE

CODE

ACTION

ENABLE4

CODE

ACTION

CONTROL

CODE

ACTION

IDLE1, 4

CODE

–

•

NOTES:

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.

2. Any gate (T, FC, L, P, R, D)n will be unconditionally inhibited if both of the I, B, or Q links are left intact.

3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn, FC.

4. En = O and En = • are logically equivalent states, since both cause Fn outputs to be unconditionally enabled.

5. These states are not allowed for control gates (L, P, R, D)n due to their lack of “OR” array links.

PLS159 データシート(PDF) 10 Page - NXP Semiconductors

PLS159 データシート(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

データシートダウンロード

リンク URL

PLS159 データシート(PDF) 10 Page - NXP Semiconductors

PLS159 データシート(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

データシート ダウンロード

リンク URL

データシートダウンロード