25LC040A-ESLASHMS datasheet(11/28 Pages) MICROCHIP

11 / 28 page

DS21827D-page 11

25AA040A/25LC040A

2.6

Write Status Register Instruction

(WRSR)

The Write Status Register instruction (WRSR) allows the

user to write to the nonvolatile bits in the STATUS regis-

ter as shown in Table 2-2. See Figure 2-7 for the WRSR

timing sequence. Four levels of protection for the array

are selectable by writing to the appropriate bits in the

STATUS register. The user has the ability to write-protect

none, one, two or all four of the segments of the array as

shown in Table 2-3.

TABLE 2-3:

ARRAY PROTECTION

FIGURE 2-7:

WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)

BP1

BP0

Array Addresses

Write-Protected

none

upper 1/4

(180h-1FFh)

upper 1/2

(100h-1FFh)

all

(000h-1FFh)

1011

12131415

Instruction

Data to STATUS Register

High-impedance

SCK

Note:

An internal write cycle (TWC) is initiated on the rising edge of CS after a valid write STATUS register

sequence.

25LC040A-E/MS データシート(PDF) 11 Page - Microchip Technology

25LC040A-E/MS データシート(HTML) 11 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

データシートダウンロード