データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

P89V52X2FN データシート(PDF) 13 Page - NXP Semiconductors

部品番号 P89V52X2FN
部品情報  8-bit 80C51 low power 8 kB flash microcontroller with 256 B RAM, 192 B data EEPROM
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  PHILIPS [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P89V52X2FN データシート(HTML) 13 Page - NXP Semiconductors

Back Button P89V52X2FN Datasheet HTML 9Page - NXP Semiconductors P89V52X2FN Datasheet HTML 10Page - NXP Semiconductors P89V52X2FN Datasheet HTML 11Page - NXP Semiconductors P89V52X2FN Datasheet HTML 12Page - NXP Semiconductors P89V52X2FN Datasheet HTML 13Page - NXP Semiconductors P89V52X2FN Datasheet HTML 14Page - NXP Semiconductors P89V52X2FN Datasheet HTML 15Page - NXP Semiconductors P89V52X2FN Datasheet HTML 16Page - NXP Semiconductors P89V52X2FN Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 56 page
background image
P89V52X2_1
© NXP B.V. 2007. All rights reserved.
Preliminary data sheet
Rev. 01 — 7 June 2007
13 of 56
NXP Semiconductors
P89V52X2
80C51 with 256 B RAM, 192 B data EEPROM
6.5 Dual data pointers
The device has two 16-bit data pointers. The DPTR Select (DPS) bit in AUXR1
determines which of the two data pointers is accessed. When DPS = 0, DPTR0 is
selected; when DPS = 1, DPTR1 is selected. Quickly switching between the two data
pointers can be accomplished by a single INC instruction on AUXR1 (see Figure 8).
Table 7.
AUXR - Auxiliary register (address 8EH) bit description
Bit
Symbol
Description
7 to 1
-
Reserved for future use. Should be set to ‘0’ by user programs.
0
AO
ALE off: disables/enables ALE. AO = 0 results in ALE emitted at a
constant rate of 1
⁄
2 the oscillator frequency. In case of AO = 1, ALE is
active only during a MOVX or MOVC.
Fig 7.
Internal and external data memory structure
00H
FFH
UPPER 128 B
INTERNAL RAM
LOWER 128 B
INTERNAL RAM
(INDIRECT AND
DIRECT
ADDRESSING)
(INDIRECT
ADDRESSING)
(DIRECT
ADDRESSING)
SPECIAL
FUNCTION
REGISTERS (SFRs)
80H
FFH
FFFFH
EXTERNAL
DATA
MEMORY
0000H
(INDIRECT
ADDRESSING)
80H
7FH
002aac567
Fig 8.
Dual data pointer organization
Table 8.
AUXR1 - Auxiliary register 1 (address A2H) bit allocation
Not bit addressable; Reset value 00H
Bit
7
6
5
4
3
2
1
0
Symbol
--
--
GF2
0
-DPS
DPL
82H
DPS = 0
→ DPTR0
DPS = 1
→ DPTR1
external data memory
DPS
002aaa518
DPH
83H
DPTR0
DPTR1
AUXR1 / bit0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com